共 50 条
- [31] EDA formal verification - Expanding static verification with model checking and formal design rule checks ELECTRONIC ENGINEERING, 1999, 71 (869): : 35 - +
- [34] USE OF A FORMAL NOTATION FOR STATIC SEMANTICS IN COMPILER DESIGN SOFTWARE-PRACTICE & EXPERIENCE, 1978, 8 (05): : 579 - 584
- [40] Games for formal design and verification of reactive systems Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2006, : 3 - 3