A CMOS 8-BIT HIGH-SPEED A/D CONVERTER IC

被引:90
|
作者
YUKAWA, A
机构
关键词
D O I
10.1109/JSSC.1985.1052381
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:775 / 779
页数:5
相关论文
共 50 条
  • [41] High-speed Curve25519 on 8-bit, 16-bit, and 32-bit microcontrollers
    Duell, Michael
    Haase, Bjoern
    Hinterwaelder, Gesine
    Hutter, Michael
    Paar, Christof
    Sanchez, Ana Helena
    Schwabe, Peter
    DESIGNS CODES AND CRYPTOGRAPHY, 2015, 77 (2-3) : 493 - 514
  • [42] High-speed Curve25519 on 8-bit, 16-bit, and 32-bit microcontrollers
    Michael Düll
    Björn Haase
    Gesine Hinterwälder
    Michael Hutter
    Christof Paar
    Ana Helena Sánchez
    Peter Schwabe
    Designs, Codes and Cryptography, 2015, 77 : 493 - 514
  • [43] An 8-bit current mode ripple folding A/D converter
    Dinc, H
    Maloberti, F
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 981 - 984
  • [44] A Clock-less 8-bit Folding A/D Converter
    Rodrigues, S. A.
    Accioly, J. I. C.
    Aboushady, H.
    Louerat, M. M.
    Belfort, D. R.
    Freire, R. C. S.
    2010 FIRST IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2010, : 25 - 28
  • [45] An 8-bit folding A/D converter with a new interpolation technique
    Martins, EM
    Ferreira, EC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (2-3) : 237 - 252
  • [46] A RADIATION-HARDENED CMOS 8-BIT ANALOG-TO-DIGITAL CONVERTER
    BROELL, FG
    BARNARD, WJ
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4246 - 4250
  • [47] An 8-bit Folding A/D Converter with a New Interpolation Technique
    Evandro Mazina Martins
    Elnatan Chagas Ferreira
    Analog Integrated Circuits and Signal Processing, 2004, 41 : 237 - 252
  • [48] A 1.8 V high-speed 8-bit hybrid DAC with integrated rail-to-rail buffer amplifier in CMOS 180 nm
    Idros, Norhamizah
    Rosli, Alia
    Aziz, Zulfiqar Ali Abdul
    Rajendran, Jagadheswaran
    Marzuki, Arjuna
    MICROELECTRONICS INTERNATIONAL, 2021, 38 (02) : 46 - 54
  • [49] Design and Implementation of Low Power, High-Speed Configurable Approximation 8-Bit Booth Multiplier
    Kumar, Sampath
    Poonia, Minakshi
    Kumar, Rahul
    Sharma, Gaurav
    Kumar, Somesh
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (17)
  • [50] 8-Bit High Speed, Power Efficient SAR ADC Designed in 90 nm CMOS Technology
    Singh, Vijay Pratap
    Sharma, Gaurav Kumar
    Shukla, Aasheesh
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,