A METHODOLOGY FOR CUSTOM VLSI LAYOUT

被引：0
|
作者：
BREUER, MA
KUMAR, A
机构：
来源：
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS | 1983年 / 13卷 / 04期
关键词：
D O I：
10.1109/TSMC.1983.6313133
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：470 / 475
页数：6
相关论文
共 50 条
  • [31] Parallel Algorithms for VLSI Layout Verification
    Journal of Parallel and Distributed Computing, 36 (02):
  • [32] CAD TOOLS FOR CUSTOM IC LAYOUT
    Singer, Peter H.
    Semiconductor International, 1985, 8 (12) : 56 - 62
  • [33] Custom logic: A toolkit for the design of VLSI custom control MOS logic
    Bibilo P.N.
    Vasil'kova I.V.
    Kardash S.N.
    Kirienko N.A.
    Loginova I.P.
    Novikov Ya.A.
    Romanov V.I.
    Toropov N.R.
    Cheremisinov D.I.
    Cheremisinova L.D.
    Russian Microelectronics, 2004, 33 (5) : 310 - 327
  • [34] SYMBOLIC LAYOUT FOR BIPOLAR AND MOS VLSI
    SZABO, KSB
    LEASK, JM
    ELMASRY, MI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) : 202 - 210
  • [35] A GLOBAL FLOORPLANNING TECHNIQUE FOR VLSI LAYOUT
    HERRIGEL, A
    GLASER, M
    FICHTNER, W
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 92 - 95
  • [36] LAYOUT AID FOR THE DESIGN OF VLSI CIRCUITS
    AUERBACH, RA
    LIN, BW
    ELSAYED, EA
    COMPUTER-AIDED DESIGN, 1981, 13 (05) : 271 - 276
  • [37] Parallel algorithms for VLSI layout verification
    MacPherson, K
    Banerjee, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 36 (02) : 156 - 172
  • [38] Performance optimization of VLSI interconnect layout
    Cong, J
    He, L
    Koh, CK
    Madden, PH
    INTEGRATION-THE VLSI JOURNAL, 1996, 21 (1-2) : 1 - 94
  • [39] DISTRIBUTED SYSTEM FOR VLSI LAYOUT COMPACTION
    BYRNE, R
    SHOJA, GC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 49 - 56
  • [40] AUTOMATIC LAYOUT SYSTEM FOR VLSI.
    Porter, Edwin H.
    1979, : 9 - 14
12345