Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing

被引:4
|
作者
Boldt, Marian [1 ]
Traulsen, Claus [1 ]
von Hanxleden, Reinhard [1 ]
机构
[1] Univ Kiel, Dept Comp Sci, D-24118 Kiel, Germany
关键词
D O I
10.1155/2008/594129
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The recently proposed reactive processing architectures are characterized by instruction set architectures (ISAs) that directly support reactive control fow including concurrency and preemption. These architectures provide efficient execution platforms for reactive synchronous programs; however, they do require novel compiler technologies, notably with respect to the handling of concurrency. Another key quality of the reactive architectures is that they have very predictable timing properties, which make it feasible to analyze their worst-case reaction time (WCRT). We present an approach to compile programs written in the synchronous language Esterel onto a reactive processing architecture that handles concurrency via priority-based multithreading. Building on this compilation approach, we also present a procedure for statically determining tight, safe upper bounds on the WCRT. Experimental results indicate the practicality of this approach, withWCRT estimates to be accurate within 22% on average. Copyright (C) 2008 Marian Boldt et al.
引用
收藏
页数:21
相关论文
共 50 条
  • [41] Efficient Worst-Case Execution Time Analysis of Dynamic Branch Prediction
    Puffitsch, Wolfgang
    PROCEEDINGS OF THE 28TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS ECRTS 2016, 2016, : 152 - 162
  • [42] Worst-case portfolio optimization in discrete time
    Chen, Lihua
    Korn, Ralf
    MATHEMATICAL METHODS OF OPERATIONS RESEARCH, 2019, 90 (02) : 197 - 227
  • [43] Worst-case portfolio optimization in discrete time
    Lihua Chen
    Ralf Korn
    Mathematical Methods of Operations Research, 2019, 90 : 197 - 227
  • [44] Accurate Determination of Loop Iterations for Worst-Case Execution Time Analysis
    Bartlett, Mark
    Bate, Iain
    Kazakov, Dimitar
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (11) : 1520 - 1532
  • [45] Preface to the special issue on worst-case execution-time analysis
    Ermedahl, Andreas
    Puschner, Peter
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (07) : 675 - 676
  • [46] Worst-case Analysis of the Time-To-React Using Reachable Sets
    Sontges, Sebastian
    Koschi, Markus
    Althoff, Matthias
    2018 IEEE INTELLIGENT VEHICLES SYMPOSIUM (IV), 2018, : 1891 - 1897
  • [47] Guest Editorial: A Review of Worst-Case Execution-Time Analysis
    Peter Puschner
    Alan Burns
    Real-Time Systems, 2000, 18 : 115 - 128
  • [48] Testing the results of static worst-case execution-time analysis
    Puschner, P
    Nossal, R
    19TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1998, : 134 - 143
  • [49] Analysis of the worst-case real token rotation time in PROFIBUS networks
    Tovar, E
    Vasques, F
    FIELDBUS TECHNOLOGY: SYSTEMS INTEGRATION, NETWORKING, AND ENGINEERING, 1999, : 359 - 366
  • [50] aiT: Worst-case execution time prediction by static program analysis
    Ferdinand, C
    Heckmann, R
    BUILDING THE INFORMATION SOCIETY, 2004, 156 : 377 - 383