DESIGN METHODOLOGY FOR LOW-POWER FULL CUSTOM RISC MICROPROCESSORS

被引：0
|
作者：
ANSORGE, M [1 ]
PIGUET, C [1 ]
DIJKSTRA, E [1 ]
机构：
[1] CTR SUISSE ELECTR & MICROTECH SA,CH-2000 NEUCHATEL 7,SWITZERLAND
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1986年 / 18卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(86)90073-6
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：427 / 434
页数：8
相关论文
共 50 条
  • [41] Design and Performance Analysis of Low-Power Hybrid Full Adder Circuit
    Upadhyay, Rahul Mani
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2021, 16 (01): : 13 - 23
  • [42] Design of Low-Gate-Count Low-Power Microprocessors with High Code Density for Deeply Embedded Applications
    Park, Sungkyung
    Park, Chester Sungchung
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (09)
  • [43] Single-Event Effects in Low-Cost, Low-Power Microprocessors
    Quinn, Heather
    Fairbanks, Tom
    Tripp, Justin L.
    Duran, George
    Lopez, Beatrice
    2014 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2014,
  • [44] Sensitive Registers: a Technique for Reducing the Fetch Bandwidth in Low-Power Microprocessors
    Robinson, A.
    Garside, J. D.
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 138 - 143
  • [45] DESIGN METHODOLOGY AND CAD TOOLS FOR FULL-CUSTOM VLSI DESIGN.
    Danneels, J.M.
    Guebels, P.P.
    Rahier, M.C.
    1600, (60): : 3 - 4
  • [46] Low-power design methodology for an on-chip bus with adaptive bandwidth capability
    Bashirullah, R
    Liu, WT
    Cavin, RK
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 628 - 633
  • [47] An Optimal Design Methodology for Yield-Improved and Low-Power Pipelined ADC
    Mirzaie, Nahid
    Byun, Gyung-Su
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (01) : 130 - 135
  • [48] Low-Power Mobile Processor Design for Full-HD Video Coding
    Kimura, Motoki
    Iwata, Kenichi
    Mochizuki, Seiji
    Ueda, Hiroshi
    Hashimoto, Ryoji
    Hatae, Hiroshi
    Watanabe, Hiromi
    IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, : 2161 - 2164
  • [49] A design methodology for high-speed low-power mcml frequency dividers
    Alioto, Massimo
    Mita, Rosario
    Palumbo, Gaetano
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1308 - +
  • [50] Low-power electronics and design
    Roy, K
    Lee, DT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 233 - 234
12345