MODELING REDUNDANCY IN 64K TO 16MB DRAMS

被引：0

作者：

STAPPER, CH

机构：

来源：

ISSCC DIGEST OF TECHNICAL PAPERS | 1983年 / 26卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：86 / 87

页数：2

共 50 条

[21] A 16MB BLOCK-ERASABLE FLASH MEMORY
NAKAYAMA, T
OI, M
MITSUBISHI ELECTRIC ADVANCE, 1994, 68 : 6 - 8
[22] DESIGN OF A 64K DYNAMIC RAM
DUEGUNDERSON, G
MICROPROCESSORS AND MICROSYSTEMS, 1981, 5 (09) : 405 - 409
[23] 64K MOS RAM DESIGN
IEDA, N
ARAI, E
KIUCHI, K
OHMORI, Y
TAKEYA, K
JAPANESE JOURNAL OF APPLIED PHYSICS, 1978, 17 : 57 - 63
[24] 业界首款16Mb MRAM问世
电子产品世界, 2010, (06) : 25 - 25
[25] Windows的64K屏障
Ed Bott
蒋啸奇
电子与电脑, 1995, (01) : 58 - 59
[26] 64K MEMORY APPLICATION.
Brown Jr., J.Reese
Conference Record - Electro, 1981,
[27] THE DESIGN OF A 64K CMOS SRAM
DENT, T
ELECTRONIC ENGINEERING, 1985, 57 (706): : 51 - &
[28] SUB-MULTIPLEXERS FOR 64K
BUNCE, R
CLARE, B
COMMUNICATION & BROADCASTING, 1987, (28): : 11 - 16
[29] 16Mb block-erasable flash memory
Nakayama, Takeshi
Oi, Makoto
Mitsubishi Electric Advance, 1994, 68 : 6 - 8
[30] IBM Paris chooses Edwards for 16MB line
不详
MICROELECTRONICS JOURNAL, 1997, 28 (03) : R7 - R7