A 4-BIT LATCHING FERRITE SWITCH

被引：1
|
作者：
LANDRY, DH
PASSARO, WC
机构：
来源：
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 1965年 / MT13卷 / 06期
关键词：
D O I：
10.1109/TMTT.1965.1126118
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：866 / &
相关论文
共 50 条
  • [21] Design of 4-bit reversible shift registers
    1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [22] A 4-BIT JOSEPHSON DATA PROCESSOR CHIP
    HATANO, Y
    YANO, SI
    MORI, H
    YAMADA, H
    HIRANO, M
    KAWABE, U
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1312 - 1316
  • [23] 4-bit per cell NROM reliability
    Eitan, B
    Cohen, G
    Shappir, A
    Lusky, E
    Givant, A
    Janai, M
    Bloom, I
    Polansky, Y
    Dadashev, O
    Lavan, A
    Sahar, R
    Maayan, E
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 547 - 550
  • [24] Synthesis of the Optimal 4-bit Reversible Circuits
    Golubitsky, Oleg
    Falconer, Sean M.
    Maslov, Dmitri
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 653 - 656
  • [25] A JOSEPHSON 4-BIT RALU FOR A PROTOTYPE COMPUTER
    NAKAGAWA, H
    KOSAKA, S
    KAWAMURA, H
    KUROSAWA, I
    AOYAGI, M
    HAMAZAKI, Y
    OKADA, Y
    TAKADA, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 1076 - 1084
  • [26] Memory Efficient Optimizers with 4-bit States
    Li, Bingrui
    Chen, Jianfei
    Zhu, Jun
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
  • [27] An Efficient VLSI Design of 4-bit ALU
    Babu, E. Vijaya
    Syamala, Y.
    2022 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES, ICICT 2022, 2022, : 736 - 741
  • [28] 4-BIT MCUS GEARED FOR I/O
    WILSON, R
    COMPUTER DESIGN, 1989, 28 (02): : 49 - 49
  • [29] APPLYING PRESETTABLE 4-BIT RIPPLE COUNTERS
    PRIEL, U
    ELECTRONIC PRODUCTS MAGAZINE, 1971, 14 (07): : 54 - &
  • [30] A SUBNANOSECOND CLOCK JOSEPHSON 4-BIT PROCESSOR
    KOTANI, S
    IMAMURA, T
    HASUO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 117 - 124
12345