PAGE PLACEMENT POLICIES FOR NUMA MULTIPROCESSORS

被引:7
|
作者
LAROWE, RP
ELLIS, CS
机构
[1] Department of Computer Science, Duke University, Durham
基金
美国国家科学基金会;
关键词
D O I
10.1016/0743-7315(91)90117-R
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In many parallel applications, the size of the program's data exceeds even the very large amount of main memory available on large-scale multiprocessors. Virtual memory, in the sense of a transparent management of the main/secondary memory hierarchy, is a natural solution. The replacement, fetch, and placement policies used in uniprocessor paging systems need to be reexamined in light of the differences in the behavior of parallel computations and in the memory architectures of multiprocessors. In particular, we investigate the impact of page placement in nonuniform memory access time (NUMA) shared memory MIMD machines. We experimentally evaluate several paging algorithms that incorporate different approaches to the placement issue. Under certain workload assumptions, our results show that placement algorithms that are strongly biased toward local frame allocation but are able to borrow remote frames can reduce the number of page faults over strictly local allocation. The increased cost of memory operations due to the extra remote accesses is more than compensated for by the savings resulting from the reduction in demand fetches, effectively reducing the computation completion time for these programs without having adverse effects on the performance of "typical" NUMA programs. We also discuss some early results obtained from an actual kernel implementation of one of our page placement algorithms. © 1991.
引用
收藏
页码:112 / 129
页数:18
相关论文
共 50 条
  • [31] Compiler-directed page coloring for multiprocessors
    Bugnion, E
    Anderson, JM
    Mowry, TC
    Rosenblum, M
    Lam, MS
    ACM SIGPLAN NOTICES, 1996, 31 (09) : 244 - 255
  • [32] NUMA POLICIES AND THEIR RELATION TO MEMORY ARCHITECTURE
    BOLOSKY, WJ
    SCOTT, ML
    FITZGERALD, RP
    FOWLER, RJ
    COX, AL
    SIGPLAN NOTICES, 1991, 26 (04): : 212 - 223
  • [33] Performance evaluation of two-level scheduling algorithms for NUMA multiprocessors
    Nara Inst of Science and Technology, Ikoma, Japan
    Syst Comput Jpn, 2 (36-46):
  • [34] Performance evaluation of home-cluster based scheduling for NUMA multiprocessors
    Koita, T
    Katayama, T
    Saisho, K
    Fukuda, A
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 1939 - 1945
  • [35] Efficient Thread/Page/Parallelism Autotuning for NUMA Systems
    Popov, Mihail
    Jimborean, Alexandra
    Black-Schaffer, David
    INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), 2019, : 342 - 353
  • [36] Compiler Support for Selective Page Migration in NUMA Architectures
    Piccoli, Guilherme
    Santos, Henrique N.
    Rodrigues, Raphael E.
    Pousa, Christiane
    Borin, Edson
    Magno, Fernando
    Pereira, Quintao
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 369 - 380
  • [37] Design and evaluation of a switch cache architecture for CC-NUMA multiprocessors
    Iyer, RR
    Bhuyan, LN
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (08) : 779 - 797
  • [38] Stochastic page placement
    Murray, TJ
    SIMULATION, 1997, 69 (03) : 173 - 182
  • [39] DYNAMIC PAGE MIGRATION IN MULTIPROCESSORS WITH DISTRIBUTED GLOBAL MEMORY
    SCHEURICH, C
    DUBOIS, M
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (08) : 1154 - 1163
  • [40] Coherence controller architectures for SMP-Based CC-NUMA multiprocessors
    Michael, MM
    Nanda, AK
    Lim, BH
    Scott, ML
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 219 - 228