ON THE FORMAL SPECIFICATION AND VERIFICATION OF DIGITAL CIRCUITS

被引:0
|
作者
DEGRAAF, PJ [1 ]
机构
[1] EINDHOVEN UNIV TECHNOL,DEPT ELECT ENGN,DIGITAL SYST GRP,5600 MB EINDHOVEN,NETHERLANDS
来源
MICROPROCESSING AND MICROPROGRAMMING | 1990年 / 30卷 / 1-5期
关键词
D O I
10.1016/0165-6074(90)90296-L
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a design technique for digital circuits at register-transfer level (RTL). The two most important notions within the design trajectory are the formal specification of the circuit and the formal verification of an implementation, that a designer comes up with, against this specification. A mathematical description formalism is presented that can be used to describe both the specification and the implementation of RTL circuits and, furthermore, to formally verify the implementation against the specification. As an example, the design of an n-th order infinite impulse response (IIR) filter is presented. It is shown that several different implementations are possible and that the trade-off between speed and chip area can be made very precisely. © 1989.
引用
收藏
页码:537 / 544
页数:8
相关论文
共 50 条
  • [21] FORMAL TECHNIQUES FOR PROTOCOL SPECIFICATION AND VERIFICATION
    SUNSHINE, C
    COMPUTER, 1979, 12 (09) : 20 - 27
  • [22] Formal specification in VHDL for hardware verification
    Reetz, R
    Schneider, K
    Kropf, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 257 - 263
  • [23] Verification of Tempura specification of sequential circuits
    Hira, M
    Sarkar, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 362 - 375
  • [24] FORMAL VERIFICATION OF DIGITAL CIRCUITS USING SYMBOLIC TERNARY-SYSTEM MODELS
    BRYANT, RE
    SEGER, CJH
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 33 - 43
  • [25] Formal Deadlock Verification for Click Circuits
    Verbeek, Freek
    Joosten, Sebastiaan
    Schmaltz, Julien
    2013 IEEE 19TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2013, : 183 - 190
  • [26] Polynomial Formal Verification of Sequential Circuits
    Dominik, Caroline
    Drechsler, Rolf
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [27] A method of formal verification of cryptographic circuits
    Hirabayashi, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (03): : 321 - 322
  • [29] A Survey of Smart Contract Formal Specification and Verification
    Tolmach, Palina
    Li, Yi
    Lin, Shang-Wei
    Liu, Yang
    Li, Zengxiang
    ACM COMPUTING SURVEYS, 2021, 54 (07)
  • [30] Formal verification of commercial integrated circuits
    Pixley, C
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 4 - 5