共 50 条
- [1] SPECIFICATION AND FORMAL SYNTHESIS OF DIGITAL CIRCUITS IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 20 : 475 - 484
- [2] FORMAL VERIFICATION OF DIGITAL CIRCUITS USING HYBRID SIMULATION IEEE CIRCUITS AND DEVICES MAGAZINE, 1988, 4 (01): : 19 - 27
- [3] Introducing digital circuits design and formal verification concurrently MICROELECTRONICS EDUCATION, 2000, : 261 - 264
- [4] Automated Formal Verification of the Refined Specification of Digital Systems in HSSL 2016 INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA), 2016,
- [5] Formal verification of digital circuits using symbolic model checking INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (03): : 153 - 160
- [6] Formal verification of digital circuits by 3-valued simulation ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 785 - 788
- [7] Formal specification and verification of VHDL FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
- [8] Formal Specification and Verification of CRDTs FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48
- [10] Towards Formal Verification of Reset Sequence in Fully Asynchronous Digital Circuits 2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,