ON THE FORMAL SPECIFICATION AND VERIFICATION OF DIGITAL CIRCUITS

被引:0
|
作者
DEGRAAF, PJ [1 ]
机构
[1] EINDHOVEN UNIV TECHNOL,DEPT ELECT ENGN,DIGITAL SYST GRP,5600 MB EINDHOVEN,NETHERLANDS
来源
MICROPROCESSING AND MICROPROGRAMMING | 1990年 / 30卷 / 1-5期
关键词
D O I
10.1016/0165-6074(90)90296-L
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a design technique for digital circuits at register-transfer level (RTL). The two most important notions within the design trajectory are the formal specification of the circuit and the formal verification of an implementation, that a designer comes up with, against this specification. A mathematical description formalism is presented that can be used to describe both the specification and the implementation of RTL circuits and, furthermore, to formally verify the implementation against the specification. As an example, the design of an n-th order infinite impulse response (IIR) filter is presented. It is shown that several different implementations are possible and that the trade-off between speed and chip area can be made very precisely. © 1989.
引用
收藏
页码:537 / 544
页数:8
相关论文
共 50 条
  • [1] SPECIFICATION AND FORMAL SYNTHESIS OF DIGITAL CIRCUITS
    BOMBANA, M
    CAVALLORO, P
    ZAZA, G
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 20 : 475 - 484
  • [2] FORMAL VERIFICATION OF DIGITAL CIRCUITS USING HYBRID SIMULATION
    SRINIVAS, NCE
    AGRAWAL, VD
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1988, 4 (01): : 19 - 27
  • [3] Introducing digital circuits design and formal verification concurrently
    Amblard, P
    Lagnier, F
    Levy, M
    MICROELECTRONICS EDUCATION, 2000, : 261 - 264
  • [4] Automated Formal Verification of the Refined Specification of Digital Systems in HSSL
    Maron, L.
    Macko, D.
    2016 INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA), 2016,
  • [5] Formal verification of digital circuits using symbolic model checking
    Casar, A
    Brezocnik, Z
    Kapus, T
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (03): : 153 - 160
  • [6] Formal verification of digital circuits by 3-valued simulation
    Wahba, AM
    Aas, EJ
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 785 - 788
  • [7] Formal specification and verification of VHDL
    Bickford, M
    Jamsek, D
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
  • [8] Formal Specification and Verification of CRDTs
    Zeller, Peter
    Bieniusa, Annette
    Poetzsch-Heffter, Arnd
    FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48
  • [9] FORMAL FOUNDATION FOR SPECIFICATION AND VERIFICATION
    LAMPORT, L
    SCHNEIDER, FB
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 190 : 203 - 285
  • [10] Towards Formal Verification of Reset Sequence in Fully Asynchronous Digital Circuits
    Melnychenko, Oleksandr
    Kreuter, Hans-Peter
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,