Universal trench design method for a high-voltage SOI trench LDMOS

被引：2
|
作者：
Hu Xiarong [1 ]
Zhang Bo [1 ]
Luo Xiaorong [1 ]
Li Zhaoji [1 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
来源：
JOURNAL OF SEMICONDUCTORS | 2012年 / 33卷 / 07期
基金：
中国国家自然科学基金;
关键词：
SOI; trench; permittivity; RESURF; LDMOS; breakdown voltage;
D O I：
10.1088/1674-4926/33/7/074006
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
The design method for a high-voltage SOI trench LDMOS for various trench permittivities, widths and depths is introduced. A universal method for efficient design is presented for the first time, taking the trade-off between breakdown voltage (BV) and specific on-resistance (R-s,(on))into account. The high-k (relative permittivity) dielectric is suitable to fill a shallow and wide trench while the low-k dielectric is suitable to fill a deep and narrow trench. An SOI LDMOS with a vacuum trench in the drift region is also discussed. Simulation results show that the high FOM BV2/R-s,R-on can be achieved with a trench filled with the low-k dielectric due to its shortened cell-pitch.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Split gate SOI trench LDMOS with low-resistance channel
    Ying-Wang
    Wang, Yi-fan
    Liu, Yan-juan
    Yang-Wang
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 102 : 399 - 406
  • [32] A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer
    Luo, Xiaorong
    Lei, Tianfei
    Wang, Yuangang
    Gao, Huanmei
    Fang, Jian
    Qiao, Ming
    Zhang, Wei
    Deng, Hao
    Zhang, Bo
    Li, Zhaoji
    Xiao, Zhiqiang
    Chen, Zhengcai
    Xu, Jing
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1093 - 1095
  • [33] Three-dimensional design of SOI LDMOS with high-k film trench and L-shaped gate
    Hu, Yue
    Wang, Tianci
    Wu, Changmiao
    Wang, Jing
    Cheng, Yuhua
    Zhao, Wen-sheng
    Wang, Gaofeng
    MICROELECTRONICS JOURNAL, 2025, 157
  • [34] A Trench-Field-Plate High-Voltage Power MOSFET
    Xiao, Chao
    Yang, Wentao
    Liu, Yong
    Zhou, Xianda
    Feng, Hao
    Sin, Johnny K. O.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) : 2482 - 2488
  • [35] HIGH-VOLTAGE POWER MOSFETS WITH A TRENCH-GATE STRUCTURE
    CHANG, HR
    HOLROYD, FW
    SOLID-STATE ELECTRONICS, 1990, 33 (03) : 381 - 386
  • [36] Analysis of high-voltage trench bipolar junction diode (TBJD)
    You, BD
    Huang, AQ
    Sin, JKO
    SOLID-STATE ELECTRONICS, 1999, 43 (09) : 1777 - 1783
  • [37] A 100-V High-Performance SOI Trench LDMOS with Low Cell Pitch
    Mayank Punetha
    Yashvir Singh
    Journal of Electronic Materials, 2015, 44 : 3388 - 3394
  • [38] Optimization of Trench Manufacturing for a new High-Voltage Semiconductor Technology
    Fritzsch, Matthias
    Schramm, Michael
    Erler, Klaus
    Heinz, Steffen
    Horstmann, John T.
    Eckoldt, Uwe
    Kittle, Gabriel
    Lemer, Ralf
    Schottmann, Klaus
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 974 - 978
  • [39] A 100-V High-Performance SOI Trench LDMOS with Low Cell Pitch
    Punetha, Mayank
    Singh, Yashvir
    JOURNAL OF ELECTRONIC MATERIALS, 2015, 44 (10) : 3388 - 3394
  • [40] High-Voltage SOI SJ-LDMOS With a Nondepletion Compensation Layer
    Wang, Wenlian
    Zhang, Bo
    Li, Zhaoji
    Chen, Wanjun
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 68 - 71
12345