Universal trench design method for a high-voltage SOI trench LDMOS

被引：2
|
作者：
Hu Xiarong [1 ]
Zhang Bo [1 ]
Luo Xiaorong [1 ]
Li Zhaoji [1 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
来源：
JOURNAL OF SEMICONDUCTORS | 2012年 / 33卷 / 07期
基金：
中国国家自然科学基金;
关键词：
SOI; trench; permittivity; RESURF; LDMOS; breakdown voltage;
D O I：
10.1088/1674-4926/33/7/074006
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
The design method for a high-voltage SOI trench LDMOS for various trench permittivities, widths and depths is introduced. A universal method for efficient design is presented for the first time, taking the trade-off between breakdown voltage (BV) and specific on-resistance (R-s,(on))into account. The high-k (relative permittivity) dielectric is suitable to fill a shallow and wide trench while the low-k dielectric is suitable to fill a deep and narrow trench. An SOI LDMOS with a vacuum trench in the drift region is also discussed. Simulation results show that the high FOM BV2/R-s,R-on can be achieved with a trench filled with the low-k dielectric due to its shortened cell-pitch.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Universal trench design method for a high-voltage SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    李肇基
    半导体学报, 2012, 33 (07) : 47 - 50
  • [2] High-Voltage SOI Deep Trench LDMOS with Quasi Vertical Super Junction Structure
    Zhang, Jinping
    Zou, Hua
    Zhao, Qian
    Wang, Kang
    Li, Zehong
    Li, Zhaoji
    Zhang, Bo
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 332 - 334
  • [3] The research on breakdown voltage of high voltage SOI LDMOS devices with shielding trench
    Liu, QY
    Li, ZJ
    Zhang, B
    Fang, J
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 159 - 161
  • [4] Trench SOI LDMOS With trench-field-enhanced structure for high performance
    Wang, Bing
    Wang, Zhi-Gang
    Sun, Jiang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1089 - 1091
  • [5] High-voltage lateral trench gate SOI-LDMOSFETs
    Park, JM
    Klima, R
    Selberherr, S
    MICROELECTRONICS JOURNAL, 2004, 35 (03) : 299 - 304
  • [6] Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
    Xu Qing
    Luo Xiaorong
    Zhou Kun
    Tian Ruichao
    Wei Jie
    Fan Yuanhang
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (02)
  • [7] Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
    徐青
    罗小蓉
    周坤
    田瑞超
    魏杰
    范远航
    张波
    Journal of Semiconductors, 2015, (02) : 103 - 109
  • [8] Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
    徐青
    罗小蓉
    周坤
    田瑞超
    魏杰
    范远航
    张波
    Journal of Semiconductors, 2015, 36 (02) : 103 - 109
  • [9] Trench SOI LDMOS with vertical field plate
    Wu, Lijuan
    Zhang, Wentong
    Shi, Qin
    Cai, Pengfei
    He, Hangcheng
    ELECTRONICS LETTERS, 2014, 50 (25) : 1982 - 1983
  • [10] A TCAD Study on High-Voltage Superjunction LDMOS with Variable-K Dielectric Trench
    Cao, Zhen
    Sun, Qi
    Zhang, Hongwei
    Wang, Qian
    Ma, Chuanfeng
    Jiao, Licheng
    MICROMACHINES, 2022, 13 (06)
12345