PROCESSOR ARCHITECTURE-I

被引：0
|
作者：
WALDSCHMIDT, K [1 ]
机构：
[1] UNIV FRANKFURT,W-6000 FRANKFURT 1,GERMANY
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 38卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(93)90123-3
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：43 / 44
页数：2
相关论文
共 50 条
  • [21] THE ARCHITECTURE OF THE VAX VECTOR PROCESSOR
    BHANDARKAR, D
    BRUNNER, R
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S15 - S21
  • [22] A new Quantum Processor Architecture
    Joseph, Michael
    Elleithy, Khaled
    Mohamed, Mohamed
    2019 IEEE 10TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2019, : 483 - 487
  • [23] Network processor architecture for IPSec
    Han, M
    Kim, J
    Sohn, S
    6TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS: BROADBAND CONVERGENCE NETWORK INFRASTRUCTURE, 2004, : 485 - 487
  • [24] ASSOCIATIVE PROCESSOR ARCHITECTURE - SURVEY
    YAU, SS
    FUNG, HS
    COMPUTING SURVEYS, 1977, 9 (01) : 3 - 27
  • [25] An architecture for multifunction processor design
    Steck, M
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (903): : 20 - +
  • [26] Processor architecture for trustworthy computers
    Lee, RB
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 1 - 2
  • [27] PROCESSOR ARCHITECTURE AND DATA BUFFERING
    MULDER, H
    FLYNN, MJ
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (10) : 1211 - 1222
  • [28] The ManArray™ embedded processor architecture
    Pechanek, GG
    Vassiliadis, S
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 348 - 355
  • [29] The Dual Processor Platform Architecture
    Beutel, Jan
    Trub, Roman
    Da Forno, Reto
    Wegmann, Markus
    Gsell, Tonio
    Jacob, Romain
    Keller, Michael
    Sutton, Felix
    Thiele, Lothar
    IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, 2019, : 335 - 336
  • [30] MODERN CENTRAL PROCESSOR ARCHITECTURE
    ATKINSON, TD
    GAGLIARDI, UO
    RAVIOLA, G
    SCHWENK, HS
    PROCEEDINGS OF THE IEEE, 1975, 63 (06) : 863 - 870
12345