MULTIPROCESSOR ARCHITECTURES FOR HIGH-SPEED LAN DATA LINK LAYER

被引：1
|
作者：
LAOUAR, EH
BALL, E
GIBBS, DS
机构：
[1] Centre for Digital Communications, University of Salford
来源：
COMPUTER COMMUNICATIONS | 1992年 / 15卷 / 07期
关键词：
PROTOCOLS; LLC; LANS;
D O I：
10.1016/0140-3664(92)90006-Z
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an implementation of LLC on an array of transputer processing nodes which permits the protocols to operate at close to the maximum theoretical speed of the Ethernet medium.
引用
收藏
页码：467 / 470
页数：4
相关论文
共 50 条
  • [31] High-Speed Optical Cache Memory as Single-Level Shared Cache in Chip-Multiprocessor architectures
    Maniotis, P.
    Gitzenis, S.
    Tassiulas, L.
    Pleros, N.
    2015 WORKSHOP ON EXPLOITING SILICON PHOTONICS FOR ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING (SIPHOTONICS), 2014, : 1 - 8
  • [32] Implementation aspects of high-speed wireless LAN systems
    ten Brink, S
    Mahadevappa, R
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 789 - 793
  • [33] Multimedia high-speed backbone LAN. The Σ-600
    Amada, Eiichi
    Yamaga, Mitsuhiro
    Takada, Osamu
    Hitachi Review, 1991, 40 (03): : 211 - 216
  • [34] A high-speed link layer architecture for low latency and memory cost reduction
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    Computer Journal, 2007, 50 (05): : 616 - 628
  • [35] A high-speed link layer architecture for low latency and memory cost reduction
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    COMPUTER JOURNAL, 2007, 50 (05): : 616 - 628
  • [36] HIGH-SPEED DATA LINK GOES PUBLIC FOR REAL-TIME
    PUTNAM, FA
    CONTROL ENGINEERING, 1994, 41 (11) : 66 - 67
  • [37] Data link control emulation: Rapid prototyping for high-speed networks
    Serpanos, DN
    Brunheroto, JR
    Nogima, J
    Koufopavlou, O
    IEEE NETWORK, 1998, 12 (02): : 56 - 64
  • [38] PPPXoE - Adaptive Data Link Protocole for High-Speed Packet Networks
    Ivchenko, Aleksandr
    Antiufrieva, Liubov
    Kononyuk, Pavel
    Dvorkovich, Alexander
    DISTRIBUTED COMPUTER AND COMMUNICATION NETWORKS (DCCN 2019), 2019, 1141 : 174 - 187
  • [39] Design of High-Speed LVDS Data Communication Link Using FPGA
    Shukla, Shraddha
    Chaudhari, Jitendra P.
    Nayak, Rikin J.
    Mewada, Hiren K.
    INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS (ICTIS 2017) - VOL 2, 2018, 84 : 1 - 9
  • [40] Data link control emulation: rapid prototyping for high-speed networks
    Univ of Crete, Crete, Greece
    IEEE Network, 2 (56-64):
12345