A BATTERY BACKUP 64K CMOS RAM WITH DOUBLE-LEVEL ALUMINUM TECHNOLOGY

被引:9
|
作者
WATANABE, T [1 ]
HAYASI, M [1 ]
SASAKI, I [1 ]
AKATSUKA, Y [1 ]
TSUJIDE, T [1 ]
YAMAMOTO, H [1 ]
KUDOH, O [1 ]
TAKAHASHI, S [1 ]
HARA, T [1 ]
机构
[1] NEC CORP,DIV LSI 1,DEPT PROC DEV,NAKAHARA KU,KAWASAKI,KANAGAWA 211,JAPAN
关键词
D O I
10.1109/JSSC.1983.1051983
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:494 / 498
页数:5
相关论文
共 50 条
  • [21] A 20NS 64K CMOS SRAM
    MINATO, O
    MASUHARA, T
    SASAKI, T
    SAKAI, Y
    HAYASHIDA, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 222 - &
  • [22] 64K DYNAMIC RAM HAS ON-CHIP REFRESH CONTROL
    不详
    ELECTRONIC PRODUCTS MAGAZINE, 1979, 21 (10): : 77 - 77
  • [23] 64K RAM - FAULT-TOLERANT SEMICONDUCTOR MEMORY DESIGN
    HUBER, WR
    BELL LABORATORIES RECORD, 1979, 57 (07): : 199 - 204
  • [24] 2 35NS 64K CMOS EEPROMS
    JOLLY, R
    TESCH, R
    CAMPBELL, K
    TENNANT, D
    OLUND, J
    CREMEN, B
    LEFFERTS, R
    ANDREWS, P
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 172 - 173
  • [25] CHIP-ENABLE CIRCUIT FOR BATTERY BACKUP CMOS RAM.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (11):
  • [26] A 150NS CMOS 64K EPROM USING N-WELL TECHNOLOGY
    MIYASAKA, K
    HIGUCHI, M
    SHIRAI, K
    TANAKA, I
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 182 - 183
  • [27] A 3.5-NS/77-K AND 6.2-NS/300-K 64K CMOS RAM WITH ECL INTERFACES
    CHAPPELL, TI
    SCHUSTER, SE
    CHAPPELL, BA
    ALLAN, JW
    SUN, JYC
    KLEPNER, SP
    FRANCH, RL
    GREIER, PF
    RESTLE, PJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 859 - 868
  • [28] SEU CHARACTERIZATION OF A HARDENED CMOS 64K AND 256K-SRAM
    SEXTON, FW
    FU, JS
    KOHLER, RA
    KOGA, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (06) : 2311 - 2317
  • [29] A 20 NS 64K (4KX16) NMOS RAM
    SCHUSTER, SE
    CHAPPELL, B
    DILONARDO, V
    BRITTON, PE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) : 564 - 572
  • [30] FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH
    TANIGUCHI, M
    YOSHIHARA, T
    YAMADA, M
    SHIMOTORI, K
    NAKANO, T
    GAMOU, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 492 - 498