ON THE DESIGN OF A HIGH-PERFORMANCE LSI CIRCUIT DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION

被引：1
|
作者：
GAMBE, H [1 ]
IKEZAWA, T [1 ]
MATSUMURA, T [1 ]
TSUDA, T [1 ]
FUJII, S [1 ]
机构：
[1] FUJITSU LABS LTD,NAKAHARA KU,KAWASAKI,KANAGAWA 211,JAPAN
来源：
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS | 1985年 / 3卷 / 02期
关键词：
D O I：
10.1109/JSAC.1985.1146206
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：357 / 368
页数：12
相关论文
共 50 条
  • [21] High-performance and Low-power Consumption Vector Processor for LTE Baseband LSI
    Ge, Yi
    Tomono, Mitsuru
    Ito, Makiko
    Hirose, Yoshio
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2014, 50 (01): : 132 - 137
  • [22] High-performance crossbar interconnect for a VLIW video signal processor
    Dutta, S
    OConnor, KJ
    Wolfe, A
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 45 - 49
  • [23] A Survey on Design of Digital Signal Processor
    Savadi, Anuradha
    Yanamshetti, Raju
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2483 - 2486
  • [24] Digital signal processor controlled auxiliary commutated pole converter for high-performance motor drives applications
    Pickert, V
    Johnson, CM
    POWER ENGINEERING JOURNAL, 2000, 14 (01): : 5 - 11
  • [25] High-performance processor design guided by system costs
    Hewlett Packard J, 3 (61-68):
  • [26] Design and Realisation of Multirate Signal Processor for Enhancement Performance of Digital Recievers
    Sheikh, Javaid Ahmad
    Wazir, Jai Preet Kour
    Parah, Shabir Ahmad
    Bhat, G. M.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [27] High-performance processor design guided by system costs
    Kubicek, DC
    Sullivan, TJ
    Mehra, A
    McBride, JG
    HEWLETT-PACKARD JOURNAL, 1997, 48 (03): : 61 - 68
  • [28] DESIGN OF A HIGH SPEED DIGITAL FILTER LSI FOR VIDEO SIGNAL PROCESSING.
    Abe, Masahide
    Kokubun, Hideki
    Aida, Tahito
    Goto, Katsuyuki
    Nakamura, Masashi
    Kobayashi, Kiichi
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1986, E69 (04): : 254 - 257
  • [29] DATA BYPASSING ARCHITECTURE AND CIRCUIT DESIGN FOR 32-BIT DIGITAL SIGNAL PROCESSOR
    Chen Xiaoyi Yao Qingdong Liu Peng Dept of Information Science and Electronic Engineering Zhejiang University Hangzhou China
    JournalofElectronics, 2005, (06)
  • [30] DATA BYPASSING ARCHITECTURE AND CIRCUIT DESIGN FOR 32-BIT DIGITAL SIGNAL PROCESSOR
    Chen Xiaoyi Yao Qingdong Liu Peng (Dept of Information Science and Electronic Engineering
    Journal of Electronics(China), 2005, (06) : 74 - 83
12345