PROCESSOR-MEMORY INTERCONNECTION ISSUES FOR MULTIPROCESSOR SYSTEMS

被引：0
|
作者：
CHAN, H
STOURAITIS, T
机构：
来源：
TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [31] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY
    Yilmaz, Baki Berkay
    Zajic, Alenka
    Prvulovic, Milos
    2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041
  • [32] AN ANALYSIS OF PROCESSOR MEMORY INTERCONNECTION NETWORKS
    BHUYAN, LN
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (03) : 279 - 283
  • [33] MULTISTAGE INTERCONNECTION NETWORKS FOR MULTIPROCESSOR SYSTEMS
    KOTHARI, SC
    ADVANCES IN COMPUTERS, 1987, 26 : 155 - 199
  • [34] Randomizing Packet Memory Networks for Low-latency Processor-memory Communication
    Fujiki, Daichi
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 168 - 175
  • [35] Designing Processor-Memory Interfaces with Monolithically Integrated Silicon-photonics
    Sun, Chen
    Chen, Yu-Hsin
    Stojanovic, Vladimir
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS PACIFIC RIM (CLEO-PR), 2013,
  • [36] Processor-memory co-exploration driven by a memory-aware architecture description language
    Mishra, P
    Grun, P
    Dutt, N
    Nicolau, A
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 70 - 75
  • [37] A New Approach for Measuring Electromagnetic Side-Channel Energy Available to the Attacker in Modern Processor-Memory Systems
    Callan, Robert
    Popovic, Nina
    Zajic, Alenka
    Prvulovic, Milos
    2015 9TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2015,
  • [38] THE PIPELINE BUS - AN INTERCONNECTION NETWORK FOR MULTIPROCESSOR SYSTEMS
    FRANKE, B
    HARNEIT, R
    KERN, A
    ZEIDLER, HC
    PARALLEL COMPUTING, 1988, 7 (03) : 403 - 412
  • [39] Predicting the performance of a 3D processor-memory chip stack
    Jacob, P
    Erdogan, O
    Zia, A
    Belemjian, PM
    Kraft, RP
    McDonald, JF
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
  • [40] OPTICAL INTERCONNECTION FOR MULTIPROCESSOR COMPUTER BUS SYSTEMS
    STUCKY, O
    SHOEMAKER, RL
    MANNER, R
    BARTELS, PH
    OPTICAL ENGINEERING, 1989, 28 (11) : 1185 - 1192
12345