An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networks

被引:0
|
作者
Sarzamin Khan
Sheraz Anjum
Usman Ali Gulzari
Farruh Ishmanov
Maurizio Palesi
Muhammad Khalil Afzal
机构
[1] Comsats Institute of Information Technology,Department of Electrical Engineering
[2] Comsats Institute of Information Technology,Department of Computer Science
[3] The University of Lahore,Department of Electrical Engineering
[4] Kwangwoon University,Department of Electronics and Communication Engineering
[5] University of Catania,undefined
来源
Applied Intelligence | 2018年 / 48卷
关键词
Application mapping; Energy consumption; On-chip network; Optimization;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose an optimized, search based near-optimal mapping heuristic, named as ONMAP for mapping real time embedded application workloads on 2D based on-chip interconnection network platforms. ONMAP exploits NMAP, a well-known and fast nearest neighbor heuristic algorithm by using the modular exact optimization method. The proposed hybrid algorithm minimizes the on-chip inter-processor communication energy consumption and optimizes the interconnection network performance parameters. The algorithm inherits the constructive search based heuristic nature of the NMAP algorithm, as well as the property of exact optimization for mapping embedded applications on the target communication architecture. To verify the efficiency and effectiveness of the algorithm, we have compared the proposed algorithm with NMAP and random mapping algorithm under similar simulation environments and traffic conditions. The mapping results of the exemplary real world applications such as VOPD, PIP, MPEG4, MWD, MMS and WiFi-80211arx indicate that ONMAP algorithm is more efficient than its competitors for most of the performance parameters of the on-chip network designs. The algorithm successfully optimized the energy consumption, up to 20 % and 26% in comparison to NMAP and random algorithms, respectively. Similarly, the cost is optimized up to 10% and 60% as compared to NMAP and random mapping algorithms, respectively.
引用
收藏
页码:4792 / 4804
页数:12
相关论文
共 50 条
  • [1] An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networks
    Khan, Sarzamin
    Anjum, Sheraz
    Gulzari, Usman Ali
    Ishmanov, Farruh
    Palesi, Maurizio
    Afzal, Muhammad Khalil
    APPLIED INTELLIGENCE, 2018, 48 (12) : 4792 - 4804
  • [2] Hybrid adaptive routing algorithm for 2D Mesh On-Chip Networks
    Krishnan, Gogula S.
    Inbarasan, T.
    Chitra, P.
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON SENSING, SIGNAL PROCESSING AND SECURITY (ICSSS), 2017, : 284 - 289
  • [3] Hybrid integration of 2D materials for on-chip nonlinear photonics
    Pelgrin, Vincent
    Yoon, Hoon Hahn
    Cassan, Eric
    Sun, Zhipei
    LIGHT-ADVANCED MANUFACTURING, 2023, 4 (03): : 311 - 333
  • [4] Indoor Mapping and Analysis Based on Optimized Existing 2D SLAM Algorithm
    Xiaol, Yuntao
    Zhang, Guowei
    Hu, Jinwen
    Zhou, Youtao
    Fan, Haoyu
    Zhang, Shimian
    2024 3RD INTERNATIONAL CONFERENCE ON ROBOTICS, ARTIFICIAL INTELLIGENCE AND INTELLIGENT CONTROL, RAIIC 2024, 2024, : 458 - 462
  • [5] The 2D DBM: An Attractive Alternative to the Simple 2D Mesh Topology for On-Chip Networks
    Sabbaghi-Nadooshan, Reza
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 486 - +
  • [6] Configurable Links for 3D Network On-Chip based on Mapping Algorithm
    Liu, Yi
    Niu, Yu-Ting
    Xu, Chang-Qing
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1621 - 1623
  • [7] IWO-IGA-A Hybrid Whale Optimization Algorithm Featuring Improved Genetic Characteristics for Mapping Real-Time Applications onto 2D Network on Chip
    Saleem, Sharoon
    Hussain, Fawad
    Baloch, Naveed Khan
    ALGORITHMS, 2024, 17 (03)
  • [8] GA-MMAS: an Energy-aware Mapping Algorithm for 2D Network-on-Chip
    Wu, Ning
    Mu, Yifeng
    Zhou, Fang
    Ge, Fen
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL II, 2011, : 739 - 743
  • [9] Local Traffic-Based Energy-Efficient Hybrid Switching for On-Chip Networks
    He, Yuan
    Jiao, Jinyu
    Kondo, Masaaki
    2021 29TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2021), 2021, : 198 - 206
  • [10] 2D Hybrid Superlattice-Based On-Chip Electrocatalytic Microdevice for in Situ Revealing Enhanced Catalytic Activity
    Guo, Yabin
    Chen, Qiao
    Nie, Anmin
    Yang, Huan
    Wang, Wenbin
    Su, Jianwei
    Wang, Shuzhe
    Liu, Youwen
    Wang, Shun
    Li, Huiqiao
    Liu, Zhongyuan
    Zhai, Tianyou
    ACS NANO, 2020, 14 (02) : 1635 - 1644