The 2D DBM: An Attractive Alternative to the Simple 2D Mesh Topology for On-Chip Networks

被引:4
|
作者
Sabbaghi-Nadooshan, Reza [1 ]
Modarressi, Mehdi [2 ,3 ]
Sarbazi-Azad, Hamid [2 ,3 ]
机构
[1] Islamic Azad Univ, Cent Tehran & Sci & Res Branch, Tehran, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[3] Inst Res Fundamental Sci, Sch Comp Sci, Tehran, Iran
来源
2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN | 2008年
关键词
D O I
10.1109/ICCD.2008.4751905
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During the recent years, 2D mesh network-on-chip attracted much attention due to its suitability for VLSI implementation. The 2-dimensional de Bruijn topology for network-on-chip is introduced in this paper as an attractive alternative to the popular simple 2D mesh NoC. Its cost is equal to that of the simple 2D mesh but it has a logarithmic diameter. We compare the proposed network and the popular mesh network in terms of power consumption and network performance. Compared to the equal sized simple mesh NoC, the proposed de Bruijn-based network has better performance while consuming less energy.
引用
收藏
页码:486 / +
页数:2
相关论文
共 50 条
  • [1] Hybrid adaptive routing algorithm for 2D Mesh On-Chip Networks
    Krishnan, Gogula S.
    Inbarasan, T.
    Chitra, P.
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON SENSING, SIGNAL PROCESSING AND SECURITY (ICSSS), 2017, : 284 - 289
  • [2] Over Looped 2d Mesh Topology for Network on Chip
    SingaraRajivaLochana, A.
    Arthi, K.
    PROCEEDINGS OF 2019 1ST INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION AND COMMUNICATION TECHNOLOGY (ICIICT 2019), 2019,
  • [3] Comparative analysis of 2D mesh topologies with additional communication links for on-chip networks
    Gulzari, Usman Ali
    Salcic, Zoran
    Farooq, Waqar
    Anjum, Sheraz
    Khan, Sarzamin
    Sajid, Muhammad
    Torres, Frank Sill
    COMPUTER NETWORKS, 2024, 241
  • [4] The 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCs
    Reza Sabbaghi-Nadooshan
    Mehdi Modarressi
    Hamid Sarbazi-Azad
    The Journal of Supercomputing, 2012, 59 : 1 - 21
  • [5] The 2D digraph-based NoCs: attractive alternatives to the 2D mesh NoCs
    Sabbaghi-Nadooshan, Reza
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    JOURNAL OF SUPERCOMPUTING, 2012, 59 (01): : 1 - 21
  • [6] FPGA-Based Prototyping of a 2D MESH/TORUS On-Chip Interconnect
    Dai, Donglai
    Vaidya, Aniruddha
    Saharoy, Roy
    Park, Seungjoon
    Park, Dongkook
    Thantry, Hariharan L.
    Plate, Ralf
    Maas, Elmar
    Kumar, Akhilesh
    Azimi, Mani
    FPGA 10, 2010, : 293 - 293
  • [7] On the efficacy of simplified 2D on-chip inductance models
    Lin, T
    Beattie, MW
    Pileggi, LT
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 757 - 762
  • [8] Fabrication Technologies for the On-Chip Integration of 2D Materials
    Jia, Linnan
    Wu, Jiayang
    Zhang, Yuning
    Qu, Yang
    Jia, Baohua
    Chen, Zhigang
    Moss, David J.
    SMALL METHODS, 2022, 6 (03):
  • [9] A SIMPLE, ADAPTABLE 2D MESH GENERATION PACKAGE
    QIAN, YY
    DHATT, G
    COMPUTERS & STRUCTURES, 1994, 53 (04) : 801 - 810
  • [10] Exploration of A Reconfigurable 2D Mesh Network-on-Chip Architecture and A Topology Reconfiguration Algorithm
    Wu, Zi-Xu
    Wang, Jin-Xiang
    Zhang, Ji-Yuan
    Wang, Xiao-Yu
    Fu, Fang-Fa
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 687 - 689