Correction to: Novel Design for Reversible Arithmetic Logic Unit

被引：0
|
作者：
Rigui Zhou
Yancheng Li
Manqun Zhang
BenQiong Hu
机构：
[1] East China JiaoTong University,College of Information Engineering
[2] Chengdu University of Technology,College of Management Science
来源：
International Journal of Theoretical Physics | 2018年 / 57卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The original version of this article unfortunately contained a mistake.
引用
收藏
页码：300 / 300
相关论文
共 50 条
  • [41] Green Arithmetic Logic Unit
    Al Haddad, Mazen
    ElSayed, Zaghloul
    Bayoumi, Magdy
    2012 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2012,
  • [42] OPTIMIZED REVERSIBLE ARITHMETIC LOGIC UNITS
    Payman Moallem
    Maryam Ehsanpour
    Ali Bolhasani
    Mehrdad Montazeri
    Journal of Electronics(China), 2014, 31 (05) : 394 - 405
  • [43] Reversible Quantum-Dot Cellular Automata-Based Arithmetic Logic Unit
    Alharbi, Mohammed
    Edwards, Gerard
    Stocker, Richard
    NANOMATERIALS, 2023, 13 (17)
  • [44] Design of a Tree-Based Comparator and Memory Unit Based on a Novel Reversible Logic Structure
    Morrison, Matthew
    Lewandowski, Matthew
    Ranganathan, Nagarajan
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 231 - 236
  • [45] A Combined Arithmetic Logic Unit and Memory Element for the Design of a Parallel Computer
    Rahman, Mohammed Ziaur
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT I: ICA3PP 2011, 2011, 7916 : 306 - 317
  • [46] Design and Analysis of an Arithmetic and Logic Unit using Single Electron Transistor
    Aarthy, M.
    Sridevi, Sriadibhatla
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2020, 11 (02) : 117 - 124
  • [47] Design and Simulation of 64 Bit FPGA Based Arithmetic Logic Unit
    Bedir, Nuray Saglam
    Kacar, Firat
    ELECTRICA, 2019, 19 (02): : 158 - 165
  • [48] Fault Tolerance for Arithmetic and Logic Unit
    Veeravalli, Varadan Savulimedu
    PROCEEDINGS OF THE IEEE SOUTHEASTCON 2009, TECHNICAL PROCEEDINGS, 2009, : 329 - 334
  • [49] Quaternary arithmetic logic unit on a programmable logic device
    Ongwattanakul, S
    Chewputtanagul, P
    Jackson, DJ
    Ricks, KG
    PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 404 - 409
  • [50] STUDY OF AN ARITHMETIC-LOGIC UNIT
    VABRE, JP
    ONDE ELECTRIQUE, 1981, 61 (02): : 27 - 38
12345