High-performance architecture for digital transform processing

被引:0
|
作者
H. Mora
M. T. Signes-Pont
A. Jimeno-Morenilla
J. L. Sánchez-Romero
机构
[1] University of Alicante,Department of Computer Science Technology and Computation
来源
关键词
Digital transform implementation; Computational techniques design; Computer arithmetic; DCT;
D O I
暂无
中图分类号
学科分类号
摘要
The digital transforms are intensive in multiplication and accumulation operations which have a high computational cost. Advances in computer arithmetic and digital technologies allow simplifying the processing of complex algorithms when they are implemented in modern circuits. New computation techniques can be explored to provide efficient operational methods for implementing algorithms that avoid much of the complex and costly mathematical operations. This work aims to design a high-performance architecture for computing some common digital transforms. The proposed architecture has been compared to other methods. The transform used as example in this work is the discrete cosine transform. The results show that the proposal offers high-performance results comparable or better than best-known methods.
引用
收藏
页码:1336 / 1349
页数:13
相关论文
共 50 条
  • [31] Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC
    Arora, Divya
    Raghunathan, Anand
    Ravi, Srivaths
    Sankaradass, Murugan
    Jha, Niraj K.
    Chakradhar, Srimat T.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 496 - +
  • [32] Out-of-Order Processing: A New Architecture for High-Performance Stream Systems
    Li, Jin
    Tufte, Kristin
    Shkapenyuk, Vladislav
    Papadimos, Vassilis
    Johnson, Theodore
    Maier, David
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2008, 1 (01): : 274 - 288
  • [33] Refining instruction set architecture for high-performance multimedia processing in constrained environments
    Lee, RB
    Fiskiran, AM
    Shi, ZJ
    Yang, M
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 253 - 264
  • [34] Effective runtime scheduling for high-performance graph processing on heterogeneous dataflow architecture
    Chen, Qingxiang
    Zheng, Long
    Liao, Xiaofei
    Jin, Hai
    Wang, Qinggang
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2020, 2 (04) : 362 - 375
  • [35] Implementation of a high-performance hardware architecture for binary morphological image processing operations
    Velten, K
    Kummert, A
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 241 - 244
  • [36] HIGH-PERFORMANCE DIGITAL LOGIC
    RANADA, D
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (03): : 83 - &
  • [37] High-performance digital imaging
    不详
    R&D MAGAZINE, 2003, 45 (07): : 40 - 40
  • [38] High-Performance CML approximate full adders for image processing application of laplace transform
    Uoosefian, Hamidreza
    Navi, Keivan
    Mirzaee, Reza Faghih
    Hosseinzadeh, Mandi
    CIRCUIT WORLD, 2020, 46 (04) : 285 - 299
  • [39] HIGH-PERFORMANCE SEM EQUIPPED WITH AN ONLINE DIGITAL IMAGE RECORDING AND PROCESSING SYSTEM
    OHO, E
    KANAYA, K
    JOURNAL OF ELECTRON MICROSCOPY, 1990, 39 (04): : 300 - 300
  • [40] Design of High-Performance Millimeter-Wave Radar Digital Processing Accelerator
    Ai, Lingbo
    Li, Zhentao
    Yu, Yang
    Zeng, Menglin
    2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,