Design and Investigation of High Performance Magnesium Silicide Based Face Tunnel Field Effect Transistor

被引:0
|
作者
Manisha Khurana
Manoj Upasana
Mridula Saxena
机构
[1] University of Delhi,Semiconductor Devices Research Laboratory, Department of Electronic Science
[2] Deen Dayal Upadhyaya College,Department of Electronics
[3] University of Delhi,undefined
来源
Silicon | 2023年 / 15卷
关键词
Face tunnel field effect transistor; Band-to-band tunneling; Magnesium Silicide;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, an advanced Face Tunnel Field Effect Transistor (FTFET) has been explored with magnesium silicide (Mg2Si) source on silicon device. In conventional TFET architectures, the tunneling junction is perpendicular to the gate and non-uniformly controlled whereas in FTFET architecture the gate is parallelly aligned with the tunneling junction and thus the complete tunneling junction can be controlled uniformly. The advantage of low bandgap Mg2Si source and its sharp discontinuities of energy band with the silicon channel has been utilized and presented for better tunneling interface. The conjunction of FTFET architecture and Mg2Si source results in manifold betterments in the drain current characteristics of the device. The device characterization has been done using the SILVACO ATLAS-2D TCAD device simulator. Result depicts superior performance in terms of DC characteristics i.e. higher drain current and high Ion/Ioff of 20.9 × 10–6 A/µm and 9.5 × 107 respectively at Vgs = 0.6 V with the threshold voltage of 0.37 V. The device also exhibits sub-60 mV of subthreshold swing with steeper transfer characteristics. Thus, the proposed TFET based architecture overcomes the limitations of conventional TFET architecture without degrading the other device parameters.
引用
收藏
页码:4991 / 4999
页数:8
相关论文
共 50 条
  • [1] Design and Investigation of High Performance Magnesium Silicide Based Face Tunnel Field Effect Transistor
    Khurana, Manisha
    Upasana
    Saxena, Manoj
    Gupta, Mridula
    SILICON, 2023, 15 (11) : 4991 - 4999
  • [2] Investigation of silicide-induced-dopant-activation for steep tunnel junction in tunnel field effect transistor (TFET)
    Kim, Sihyun
    Kwon, Dae Woong
    Park, Euyhwan
    Lee, Junil
    Lee, Roongbin
    Lee, Jong-Ho
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2018, 140 : 41 - 45
  • [3] Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for High Performance
    Badgujjar, Soniya
    Wadhwa, Girish
    Singh, Shailendra
    Raj, Balwinder
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2020, 21 (01) : 74 - 82
  • [4] Design and Simulation of a High Performance Dopingless p-Tunnel Field Effect Transistor
    Bashir, Faisal
    Loan, Sajad A.
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [5] Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for High Performance
    Soniya Badgujjar
    Girish Wadhwa
    Shailendra Singh
    Balwinder Raj
    Transactions on Electrical and Electronic Materials, 2020, 21 : 74 - 82
  • [6] Doping-Less Tunnel Field Effect Transistor: Design and Investigation
    Kumar, M. Jagadesh
    Janardhanan, Sindhu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) : 3285 - 3290
  • [7] Parametric Investigation and Design of Junctionless Nanowire Tunnel Field Effect Transistor
    Kumar, Parveen
    Raj, Balwinder
    SILICON, 2022, 14 (11) : 6031 - 6037
  • [8] Parametric Investigation and Design of Junctionless Nanowire Tunnel Field Effect Transistor
    Parveen Kumar
    Balwinder Raj
    Silicon, 2022, 14 : 6031 - 6037
  • [9] A high performance gate engineered charge plasma based tunnel field effect transistor
    Bashir, Faisal
    Loan, Sajad A.
    Rafat, M.
    Alamoud, Abdul Rehman M.
    Abbasi, Shuja A.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 477 - 485
  • [10] A high performance gate engineered charge plasma based tunnel field effect transistor
    Faisal Bashir
    Sajad A. Loan
    M. Rafat
    Abdul Rehman M. Alamoud
    Shuja A. Abbasi
    Journal of Computational Electronics, 2015, 14 : 477 - 485