BOUNCE: memory-efficient SIMD approach for lightweight integer compression

被引:0
|
作者
Juliana Hildebrandt
Dirk Habich
Wolfgang Lehner
机构
[1] TU Dresden,Database Research Group
来源
关键词
Integer compression; SIMD; Memory-efficiency;
D O I
暂无
中图分类号
学科分类号
摘要
Integer compression plays an important role in columnar database systems to reduce the main memory footprint as well as to speedup query processing. To keep the additional computational effort of (de)compression as low as possible, the powerful Single Instruction Multiple Data (SIMD) extensions of modern CPUs are heavily applied. While a scalar compression algorithm usually compresses a block of N consecutive integers, the state-of-the-art SIMDified implementation scales the block size to k·N\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$k \cdot N$$\end{document} with k as the number of elements which could be simultaneously processed in an SIMD register. On the one hand, this scaling SIMD approach improves the performance of (de)compression. But on the other hand, it can lead to a degradation of the memory footprint of the compressed data. Within this article, we analyze this degradation effect for various integer compression algorithms and present a novel SIMD concept to overcome that effect. The core idea of our novel SIMD concept called BOUNCE is to concurrently compress k different blocks of size N within SIMD registers, guaranteeing the same compression ratio as scalar variant. As we are going to show, our proposed SIMD idea works well on various Intel CPUs and may offer a new generalized SIMD concept to optimize further algorithms.
引用
收藏
页码:439 / 466
页数:27
相关论文
共 50 条
  • [21] Upscaledb: Efficient integer-key compression in a key-value store using SIMD instructions
    Lemire, Daniel
    Rupp, Christoph
    INFORMATION SYSTEMS, 2017, 66 : 13 - 23
  • [22] Memory-efficient fingerprint verification
    Beleznai, C
    Ramoser, H
    Wachmann, B
    Birchbauer, J
    Bischof, H
    Kropatsch, W
    2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2001, : 463 - 466
  • [23] Memory-Efficient Hash Joins
    Barber, R.
    Lohman, G.
    Pandis, I.
    Raman, V.
    Sidle, R.
    Attaluri, G.
    Chainani, N.
    Lightstone, S.
    Sharpe, D.
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2014, 8 (04): : 353 - 364
  • [24] Memory-Efficient Fixpoint Computation
    Kim, Sung Kook
    Venet, Arnaud J.
    Thakur, Aditya, V
    STATIC ANALYSIS (SAS 2020), 2020, 12389 : 35 - 64
  • [25] Memory-Efficient Polar Decoders
    Hashemi, Seyyed Ali
    Condo, Carlo
    Ercan, Furkan
    Gross, Warren J.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 604 - 615
  • [26] Memory-Efficient Adaptive Optimization
    Anil, Rohan
    Gupta, Vineet
    Koren, Tomer
    Singer, Yoram
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 32 (NIPS 2019), 2019, 32
  • [27] Memory-Efficient Fully Coupled Filtering Approach for Observational Model Building
    Mussa, Hamse Y.
    Glen, Robert C.
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2010, 21 (04): : 680 - 686
  • [28] Enabling Fast and Memory-Efficient Acceleration for Pattern Matching Workloads: The Lightweight Automata Processing Engine
    Gong, Lei
    Wang, Chao
    Xia, Haojun
    Chen, Xianglan
    Li, Xi
    Zhou, Xuehai
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1011 - 1025
  • [29] A memory-efficient strategy for exploring the web
    Castillo, Carlos
    Nelli, Alberto
    Panconesi, Alessandro
    2006 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE, (WI 2006 MAIN CONFERENCE PROCEEDINGS), 2006, : 680 - +
  • [30] Memory-efficient Parallel Tensor Decompositions
    Baskaran, Muthu
    Henretty, Tom
    Pradelle, Benoit
    Langston, M. Harper
    Bruns-Smith, David
    Ezick, James
    Lethin, Richard
    2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,