An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application

被引:0
|
作者
Ajeet Kumar Srivastava
Krishna Raj
机构
[1] Harcourt Butlar Technical University,Department of Electronics Engineering
[2] Harcourt Butlar Technical University,Department of Electronics Engineering
来源
关键词
Finite impulse response (FIR); Common subexpression elimination (CSE); Binary sub-expression elimination (BSE); Grouping methods; Filter architecture;
D O I
暂无
中图分类号
学科分类号
摘要
FIR filter is an essential part of digital signal processing that is extensively used in many areas such as wireless applications and digital processing system. The FIR filter design is inherently stable and has a linear phase characteristic under symmetric conditions, but its implementation often involves complexity and a large filter length to achieve specific design requirements. In this paper, the complexity of the FIR filter is reduced by eliminating the repeated subexpression in a canonic signed digit (CSD) number system based filter operation. A new grouping method has been proposed for the CSD number system-based filter coefficient to minimize the number of unpaired nonzero bits in the filter coefficient. The statistical analysis of the proposed grouping method is performed and compared with other existing schemes. The number of unpaired nonzero bits in the proposed grouping scheme is reduced by an average of 24.11%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} as compared to other existing schemes. Further, an efficient FIR filter with hardware sharing architecture is designed and implemented to achieve a 14.65%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} reduction in average power consumption, and the average operation speed is increased by 10.1%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} compared to the other existing filter structures.
引用
收藏
页码:3433 / 3448
页数:15
相关论文
共 50 条
  • [1] An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application
    Srivastava, Ajeet Kumar
    Raj, Krishna
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 123 (04) : 3433 - 3448
  • [2] A Diversification Strategy for CSD Coefficient FIR Filter Design using GA
    Nakajima, Naoki
    Suyama, Kenji
    2018 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2018, : 291 - 295
  • [3] A Novel Hardware Efficient FIR Filter for Wireless Sensor Networks
    Xu, Cheng
    Yin, Su
    Qin, Yunchuan
    Zou, Hanzheng
    2013 FIFTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN), 2013, : 197 - 201
  • [4] A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability
    Jia, Rui
    Yang, Hai-Gang
    Lin, Colin Yu
    Chen, Rui
    Wang, Xin-Gang
    Guo, Zhen-Hong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (08) : 1297 - 1308
  • [5] Efficient fir filter architecture using fpga
    Jameil A.K.
    Ahmed Y.A.
    Albawi S.
    Recent Advances in Computer Science and Communications, 2020, 13 (01) : 91 - 98
  • [6] FPGA design and implementation of an efficient FIR adaptive filter by adopting CSD based approximate distributed arithmetic architecture
    Vinitha, C. S.
    INTERNATIONAL JOURNAL OF MOBILE COMMUNICATIONS, 2024, 24 (02)
  • [7] Hardware efficient approach for memoryless- based multiplication and its application to FIR filter
    He J.
    Xie J.
    Journal of Computers, 2011, 6 (11) : 2376 - 2381
  • [8] Higher order and optimized symmetric 2D FIR filter design and hardware architecture implementation using CSD-CSE
    Odugu, Venkata Krishna
    Rao, Janardhana
    Gade, Harish Babu
    Uppala, Appala Raju
    COMPUTERS & ELECTRICAL ENGINEERING, 2024, 119
  • [9] Hardware Efficient Fast FIR Filter Based on Karatsuba Algorithm
    Kyritsis, Evangelos
    Pekmestzi, Kiamal
    2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
  • [10] Hardware Implementation of an efficient FIR filter for ECG Signal Denoising Application
    Ajaydas, U. R.
    Reddy, B. Naresh Kumar
    James, Alex
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,