Micro-mixer device with deep channels in silicon using modified RIE process: fabrication, packaging and characterization

被引:0
|
作者
Saakshi Dhanekar
Sudhir Chandra
R. Balasubramaniam
机构
[1] Indian Institute of Technology (IIT) Delhi,Centre for Applied Research in Electronics
[2] Bhabha Atomic Research Centre (BARC),Precision Engineering Division
来源
Microsystem Technologies | 2016年 / 22卷
关键词
Silicon Wafer; Friction Factor; Microfluidic Device; Etch Rate; Channel Depth;
D O I
暂无
中图分类号
学科分类号
摘要
In the present work, silicon based micromixer microfluidic devices have been fabricated in silicon substrates of 2-inch diameter. These devices are of 2-input and 1-output port configuration bearing channel depth in the range 80–280 µm. Conventional reactive ion etching (RIE) process used in integrated circuit fabrication was modified to get reasonably high silicon etch rate (~1.2 µm/min). It was anticipated that devices with channel depth in excess of 150 µm would become weak and susceptible to breakage. For such devices, a bonded pair of silicon having a 0.5 µm SiO2 at the bonded interface was used as the starting substrate. The processed silicon wafer bearing channels was anodically bonded to a Corning® 7740 glass plate of identical size for fluid confinement. Through-holes for input/output ports were made either in Si substrate or in glass plate before carrying out anodic bonding. Micro-channels were characterized using stylus and optical profiler. Surface roughness of the channel was observed to increase with increasing channel depth. The devices were packaged in a polycarbonate housing and pressure drop versus flow rate measurements were carried out. Reynolds number and friction factor were calculated for devices with 82 µm deep channels. It was observed that up to 25 sccm of gas and 10 ml/min of liquid, the flow was laminar in nature. It is envisaged that using bonded silicon wafer pair and combination of RIE and wet etching, it is possible to get an etch stop at the SiO2 layer of the bonded silicon interface with much smaller value of surface roughness rendering smooth channel surface.
引用
收藏
页码:515 / 522
页数:7
相关论文
共 31 条
  • [21] Fabrication and properties of PZT micro cantilevers using isotropic silicon dry etching process by XeF2 gas for release process
    Park, JS
    Park, HD
    Kang, SG
    SENSORS AND ACTUATORS A-PHYSICAL, 2005, 117 (01) : 1 - 7
  • [22] DREM2: a facile fabrication strategy for freestanding three dimensional silicon micro- and nanostructures by a modified Bosch etch process
    Chang, Bingdong
    Jensen, Flemming
    Hubner, Jorg
    Jansen, Henri
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2018, 28 (10)
  • [23] Fabrication of 2-μm wide poly-crystalline diamond channels using silicon molds for micro-fluidic applications
    Guillaudeu, S
    Zhu, X
    Aslam, DM
    DIAMOND AND RELATED MATERIALS, 2003, 12 (01) : 65 - 69
  • [24] The Fabrication and Characterization of Silicon Surface Grooving Using the CV Etching Technique for Front Deep Metallic Contact Solar Cells
    Rabha, Mohamed Ben
    Choubani, Karim
    Bouktif, Belgacem
    Almeshaal, Mohammed A.
    Trabelsi, Khaled
    Hajjaji, Anouar
    Ennetta, Ridha
    Bouabidi, Abdallah
    Papathi, Murugesan Palaniappan
    SUSTAINABILITY, 2023, 15 (21)
  • [25] Characterization and reliability of low dielectric constant fluorosilicate glass and silicon rich oxide process for deep sub-micron device application
    Cheng, YL
    Wang, YL
    Liu, CW
    Wu, YL
    Lo, KY
    Liu, CP
    Lan, JK
    THIN SOLID FILMS, 2001, 398 : 533 - 538
  • [26] Machining, Characterization and Optimization: A Novel Approach for Machining Channels on Silicon Wafer Using Tailor-Made Micro Abrasive Jet Machining
    Tomy, Anu
    Hiremath, Somashekhar S.
    SILICON, 2022, 14 (05) : 2317 - 2328
  • [27] Machining, Characterization and Optimization: A Novel Approach for Machining Channels on Silicon Wafer Using Tailor-Made Micro Abrasive Jet Machining
    Anu Tomy
    Somashekhar S. Hiremath
    Silicon, 2022, 14 : 2317 - 2328
  • [28] Fabrication of contact/via holes for 32-nm technology device using cost-effective RIE CD shrink process and double patterning technique - art. no. 692426
    Kushibiki, Masato
    Nishimura, Eiichi
    Yatsuda, Koichi
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : 92426 - 92426
  • [29] Fabrication of Micro-channels on Polymethyl Methacrylate (PMMA) Plates by Thermal Softening Process Using Nichrome Wire: Tool Design and Surface Property Evaluation
    Aravind, T.
    Boominathasellarajan, S.
    Arunachalam, N.
    49TH SME NORTH AMERICAN MANUFACTURING RESEARCH CONFERENCE (NAMRC 49, 2021), 2021, 53 : 182 - 188
  • [30] Characterization of an oxidized porous silicon layer by complex process using RTO and the fabrication of CPW-type stubs on an OPSL for RF application
    Park, JY
    Lee, JH
    ETRI JOURNAL, 2004, 26 (04) : 315 - 320