Design and verification of a lightweight reliable virtual machine monitor for a many-core architecture

被引:0
|
作者
Yuehua Dai
Yi Shi
Yong Qi
Jianbao Ren
Peijian Wang
机构
[1] Xi’an Jiaotong University,School of Electronic and Information Engineering
来源
关键词
virtual machine monitor; model; operating system; many core; formal verification;
D O I
暂无
中图分类号
学科分类号
摘要
Virtual machine monitors (VMMs) play a central role in cloud computing. Their reliability and availability are critical for cloud computing. Virtualization and device emulation make the VMM code base large and the interface between OS and VMM complex. This results in a code base that is very hard to verify the security of the VMM. For example, a misuse of a VMM hyper-call by a malicious guest OS can corrupt the whole VMM. The complexity of the VMM also makes it hard to formally verify the correctness of the system’s behavior. In this paper a new VMM, operating system virtualization (OSV), is proposed. The multiprocessor boot interface and memory configuration interface are virtualized in OSV at boot time in the Linux kernel. After booting, only inter-processor interrupt operations are intercepted by OSV, which makes the interface between OSV and OS simple. The interface is verified using formal model checking, which ensures a malicious OS cannot attack OSV through the interface. Currently, OSV is implemented based on the AMD Opteron multi-core server architecture. Evaluation results show that Linux running on OSV has a similar performance to native Linux. OSV has a performance improvement of 4%–13% over Xen.
引用
收藏
页码:34 / 43
页数:9
相关论文
共 50 条
  • [21] Branch and Bound Algorithm for Parallel Many-Core Architecture
    Hazama, Kazuki
    Ebara, Hiroyuki
    2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018), 2018, : 272 - 277
  • [22] MAICC : A Lightweight Many-core Architecture with In-Cache Computing for Multi-DNN Parallel Inference
    Fan, Renhao
    Cui, Yikai
    Chen, Qilin
    Wang, Mingyu
    Zhang, Youhui
    Zheng, Weimin
    Li, Zhaolin
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 411 - 423
  • [23] FROM GPGPU TO MANY-CORE: NVIDIA FERMI AND INTEL MANY INTEGRATED CORE ARCHITECTURE
    Heinecke, Alexander
    Klemm, Michael
    Bungartz, Hans-Joachim
    COMPUTING IN SCIENCE & ENGINEERING, 2012, 14 (02) : 78 - 83
  • [24] A compilation framework of dataflow programs for many-core architecture
    Yu, J.-Q. (yjqing@hust.edu.cn), 1600, Science Press (37):
  • [25] Direct approaches to exploit many-core architecture in bioinformatics
    Esteban, Francisco J.
    Diaz, David
    Hernandez, Pilar
    Caballero, Juan A.
    Dorado, Gabriel
    Galvez, Sergio
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2013, 29 (01): : 15 - 26
  • [26] SCC: A FLEXIBLE ARCHITECTURE FOR MANY-CORE PLATFORM RESEARCH
    Gries, Matthias
    Hoffmann, Ulrich
    Konow, Michael
    Riepen, Michael
    COMPUTING IN SCIENCE & ENGINEERING, 2011, 13 (06) : 79 - 83
  • [27] Modeling and Simulation of a Many-Core Architecture Using SystemC
    Silva, Ana Rita
    Jose, Wilson
    Neto, Horacio
    Vestias, Mario
    CONFERENCE ON ELECTRONICS, TELECOMMUNICATIONS AND COMPUTERS - CETC 2013, 2014, 17 : 146 - 153
  • [28] A Many-core Architecture for In-Memory Data Processing
    Agrawal, Sandeep R.
    Idicula, Sam
    Raghavan, Arun
    Vlachos, Evangelos
    Govindaraju, Venkatraman
    Varadarajan, Venkatanathan
    Balkesen, Cagri
    Giannikis, Georgios
    Roth, Charlie
    Agarwal, Nipun
    Sedlar, Eric
    50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 245 - 258
  • [29] Sparse Matrix Multiplication on a Reconfigurable Many-Core Architecture
    Pinhao, Joao
    Jose, Wilson
    Neto, Horacio
    Vestias, Mario
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 330 - 336
  • [30] Optimized Dense Matrix Multiplication on a Many-Core Architecture
    Garcia, Elkin
    Venetis, Ioannis E.
    Khan, Rishi
    Gao, Guang R.
    EURO-PAR 2010 - PARALLEL PROCESSING, PART II, 2010, 6272 : 316 - +