A 6-Gbps dual-mode digital clock and data recovery circuit in a 65-nm CMOS technology

被引：0
|
作者：
Min-Ki Jeon
Changsik Yoo
机构：
[1] Hanyang University,Integrated Circuits Laboratory, Department of Electronic Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2015年 / 85卷
关键词：
Clock and data recovery (CDR); Phase locked loop (PLL); Digitally-controlled oscillator (DCO);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A 6-Gbps dual-mode digital clock and data recovery (CDR) circuit for both the mesochronous clocking system and the plesiochronous clocking system has been developed. Fabricated in a 65-nm CMOS technology, the prototype consumes 25.2 and 22.8-mW from 1.2-V supply and root-mean-square jitter of the recovered clock was measured to be 7.2 and 8.5-ps for 6-Gbps mesochronous system and plesiochronous system, respectively. For both operation modes, less than 10−12 bit-error-rate was achieved with 27-1 pseudo-random binary sequence pattern and active area of the implemented CDR circuit is 0.025-mm2.
引用
收藏
页码：209 / 215
页数：6
相关论文
共 50 条
  • [1] A 6-Gbps dual-mode digital clock and data recovery circuit in a 65-nm CMOS technology
    Jeon, Min-Ki
    Yoo, Changsik
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (01) : 209 - 215
  • [2] A 6-Gbps/lane receiver for a clock-forwarded link in 65-nm CMOS process
    Ahn, Keun-Seon
    Yoo, Changsik
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (04) : 544 - 552
  • [3] A 25-28Gbps Clock and Data Recovery System with Embedded Equalization in 65-nm CMOS
    Sun, Li
    Pan, Alex
    Wang, Keh Chung
    Yue, C. Patrick
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 960 - 963
  • [4] A K a-Band Dual-Mode Power Amplifier in 65-nm CMOS Technology
    Chang, Shuo-Hsuan
    Chen, Chun-Nien
    Wang, Huei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (08) : 708 - 710
  • [5] All-digital clock and data recovery circuit for USB applications in 65 nm CMOS technology
    Salem, Sanaz
    Saneei, Mohsen
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 103 : 1 - 12
  • [6] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
    Rhim, Jinsoo
    Choi, Kwang-Chun
    Choi, Woo-Young
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
  • [7] A 2.7Gbps & 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort in 0.18um CMOS
    Lee, Seungwon
    Kim, Tae-Ho
    Yoo, Jae-Wook
    Kang, Jin-Ku
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 179 - 182
  • [8] A 2.7Gbps & 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort
    Lee, Seungwon
    Yoo, Jae-Wook
    Kang, Jin-Ku
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 452 - 455
  • [9] An All-Digital Clock and Data Recovery Circuit for Spread Spectrum Clocking Applications in 65nm CMOS Technology
    Chung, Ching-Che
    Sheng, Duo
    Lin, Yang-Di
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 91 - 94
  • [10] A 10Gbps Half-Rate Digital Clock and Data Recovery Circuit for 60GHz Receiver in 65nm CMOS
    Liu, Zhi-Ran
    Zheng-Song
    Wu, Ying-Hang
    Li, Yu-Tian
    Chi, Bao-Yong
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 554 - 556
12345