Comparative Study of Variations in Gate Oxide Material of a Novel Underlap DG MOS-HEMT for Analog/RF and High Power Applications

被引:0
|
作者
Arnab Mondal
Akash Roy
Rajrup Mitra
Atanu Kundu
机构
[1] Heritage Institute of Technology,Electronics and Communication Engineering
来源
Silicon | 2020年 / 12卷
关键词
Analog/RF performance; AlGaN/GaN MOS-HEMT; Gate-stack; Symmetric Underlap; Intrinsic capacitances; Power output efficiency;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper an Underlap Double Gate (U-DG) Symmetric Heterojunction AlGaN/GaN Metal Oxide Semiconductor High Electron Mobility Transistor (MOS-HEMT) with gate oxide materials of different dielectric constant has been studied using gate oxide materials such as Hafnium dioxide (HfO2), Silicon dioxide (SiO2) and a symmetric gate stack (GS) of HfO2-SiO2. In this work, the analog performance of the devices has been studied on the basis of parameters like transconductance (gm), transconductance generation factor (gm/ID) and intrinsic gain (gmR0). This paper depicts the effect of varying oxide materials on the analog and RF figure of merits (FOMs) such as the gate to drain capacitance (CGD), gate to source capacitance (CGS) and total gate capacitance (CGG), intrinsic resistances, cut-off frequency (fT) and maximum frequency of oscillation (fMAX) using non-quasi-static approach. Studies show that the introduction of a gate oxide layer in the MOS-HEMT device increases the gate controllability reducing gate leakage currents improving RF performance. U-DG AlGaN/GaN MOS-HEMT with HfO2 gate dielectric shows superior Power output efficiency (POE) of 55% compared to the HfO2-SiO2 composite structure and SiO2 with 26% and 20% respectively.
引用
收藏
页码:2251 / 2257
页数:6
相关论文
共 50 条
  • [31] DC Reliability study of high-κ GaN-on-Si MOS-HEMT's for mm-Wave Power Amplifiers
    O'Sullivan, B. J.
    Alian, A.
    Sibaja-Hernandez, A.
    Franco, J.
    Yadav, S.
    Yu, H.
    Rathi, A.
    Peralagu, U.
    Chasin, A.
    Parvais, B.
    Collaert, N.
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [32] Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications
    Mohankumar, N.
    Syamal, Binit
    Sarkar, C. K.
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1491 - 1497
  • [33] GATE MATERIAL ENGINEERED-TRAPIZOIDAL RECESSED CHANNEL MOSFET FOR HIGH-PERFORMANCE ANALOG AND RF APPLICATIONS
    Malik, Priyanka
    Kumar, Sona P.
    Chaujar, Rishu
    Gupta, Mridula
    Gupta, R. S.
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2010, 52 (03) : 694 - 698
  • [34] Impact of High K layer material on Analog/RF Performance of forward and reversed Graded channel Gate Stack DG- MOSFETs
    Swain, Sanjit Kumar
    Adak, Sarosij
    Dutta, Arka
    Raj, Godwin
    Sarkar, Chandan Kumar
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 98 - 102
  • [35] Study the impact of graphene channel over conventional silicon on DC/analog and RF performance of DG dual-material-gate VTFET
    Zohmingliana
    Choudhuri, Bijit
    Bhowmick, Brinda
    MICROELECTRONICS JOURNAL, 2022, 128
  • [36] Metal gate electrode, channel and gate oxide engineering to improve DC and analog/RF performance of double-gate MOSFET for high-speed applications
    Sanjay
    Prasad, B.
    Vohra, Anil
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):
  • [37] Metal gate electrode, channel and gate oxide engineering to improve DC and analog/RF performance of double-gate MOSFET for high-speed applications
    B. Sanjay
    Anil Prasad
    Applied Physics A, 2020, 126
  • [38] A two-dimensional (2D) analytical subthreshold swing and transconductance model of underlap dual-material double-gate (DMDG) MOSFET for analog/RF applications
    Narendar, Vadthiya
    Rai, Saurabh
    Tiwari, Siddharth
    Mishra, R. A.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 274 - 289
  • [39] Sub threshold Analog &RF Parameter extraction of Graded channel Gate Stack DG- MOSFETs with High K material using NQS approach
    Swain, Sanjit Kumar
    Adak, Sarosij
    Parija, Saradiya
    Sarkar, Chandan Kumar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 216 - 220
  • [40] A new T-Shaped Source/Drain Extension (T-SSDE) Gate Underlap GAA MOSFET with enhanced subthreshold analog/RF performance for low power applications
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    SOLID-STATE ELECTRONICS, 2014, 101 : 13 - 17