A High-Order Temperature-Compensated Subthreshold Voltage Reference Using Channel Length Modulation Compensation Technique

被引:0
|
作者
Arvind Thakur
Rishikesh Pandey
Shireesh Kumar Rai
机构
[1] ECED,
[2] TIET,undefined
来源
关键词
CMOS; High-order; Line sensitivity; Subthreshold; Compensation; Voltage reference;
D O I
暂无
中图分类号
学科分类号
摘要
The paper presents a novel high-order temperature-compensated subthreshold voltage reference that utilizes temperature characteristics of the gate-to-source voltage of subthreshold MOS transistor. The proposed high-order temperature-compensated voltage reference has been designed using two CMOS voltage references and a current subtraction circuit to achieve a low temperature coefficient over a wide temperature range. The proposed circuit offers an output reference voltage of 250.8 mV, line sensitivity of 0.0674%/V and temperature coefficient of 37.4 ppm/°C for the temperature range varying from − 20 ∘C\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\mathrm{^\circ{\rm C} }$$\end{document} to 140 °C at nominal conditions. The power supply rejection ratio is obtained as − 46.02 dB at a frequency of 100 Hz and − 41.91 dB at a frequency of 1 MHz. The proposed circuit shows an output noise of 1.86 μV/√Hz\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\mathrm{\mu V}/\surd \mathrm{Hz}$$\end{document} at 100 Hz and 259.72 nV/√Hz\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\mathrm{nV}/\surd \mathrm{Hz}$$\end{document} at 1 MHz. The proposed circuit has been designed in BSIM3V3 180 nm CMOS technology using Cadence tool. The corner analysis of the proposed circuit has also been performed to show its performance in extreme conditions. The proposed circuit occupies a small chip area of 51 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}m × 75.3 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}m.
引用
收藏
页码:263 / 284
页数:21
相关论文
共 50 条
  • [21] A high-order temperatur-compensated CMOS bandgap voltage reference
    Zhou, Qianneng
    Wang, Liangcai
    Xu, Lan
    Yang, Hong
    Luo, Wei
    2017 IEEE 3RD INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC), 2017, : 200 - 203
  • [22] An Improved Voltage Bandgap Reference with High-Order Curvature Compensation
    Lyu, Nan
    Yu, NingMei
    Yi, Min
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [23] Temperature-Compensated and Robust Bandgap Reference Voltage Circuit for High-Precision Sensors and Voltage Regulators
    Ameziane, Hatim
    Zared, Kamal
    Akhmal, Hicham
    Qjidaa, Hassan
    ADVANCES IN CONTROL POWER SYSTEMS AND EMERGING TECHNOLOGIES, VOL 2, ICESA 2023, 2024, : 307 - 316
  • [24] A Resistorless Voltage Reference with High-order Temperature Curvature Compensation in 55 nm CMOS Process
    Wu, Kejun
    Zhang, Yang
    Zhang, Qihui
    He, Guang
    Li, Jing
    Ning, Ning
    Liu, Yang
    Yu, Qi
    PROCEEDINGS OF THE 2017 5TH INTERNATIONAL CONFERENCE ON MECHATRONICS, MATERIALS, CHEMISTRY AND COMPUTER ENGINEERING (ICMMCCE 2017), 2017, 141 : 1210 - 1216
  • [25] High-PSRR High-Order Curvature-Compensated CMOS Bandgap Voltage Reference
    Qianneng Zhou
    Yunsong Li
    Jinzhao Lin
    Hongjuan Li
    Yu Pang
    Wei Luo
    Journal of Harbin Institute of Technology(New series), 2015, (05) : 116 - 124
  • [26] Novel high-PSRR high-order curvature-compensated bandgap voltage reference
    Zhou Qianneng
    Yan Kai
    Lin Jinzhao
    Pang Yu
    Li Guoquan
    Luo Wei
    The Journal of China Universities of Posts and Telecommunications, 2016, 23 (02) : 66 - 72+96
  • [27] Novel high-PSRR high-order curvature-compensated bandgap voltage reference
    Zhou Qianneng
    Yan Kai
    Lin Jinzhao
    Pang Yu
    Li Guoquan
    Luo Wei
    The Journal of China Universities of Posts and Telecommunications, 2016, (02) : 66 - 72
  • [28] High-PSRR high-order curvature-compensated CMOS bandgap voltage reference
    Chongqing Key Laboratory of Photoelectronic Information Sensing and Transmitting Technology, Chongqing University of Posts and Telecommunications, Chongqing, China
    不详
    不详
    Sichuan, China
    J. Harbin Inst. Technol., 5 (116-124): : 116 - 124
  • [29] A high-order curvature-compensated bandgap voltage reference for micro-gyroscope
    Li Qiang
    Tan Xiaoyun
    Wang Guanshi
    MICRO-NANO TECHNOLOGY XIII, 2012, 503 : 12 - 17
  • [30] A 1.8-V 0.7 ppm/°C high order temperature-compensated CMOS current reference
    Yang Lu
    Bo Zhang
    Analog Integrated Circuits and Signal Processing, 2007, 51 : 175 - 179