FPGA Implementation of a Bearing Fault Classification System Based on an Envelope Analysis and Artificial Neural Network

被引:0
|
作者
Yassine Toumi
Billel Bengherbia
Sidahmed Lachenani
Mohamed Ould Zmirli
机构
[1] University of Medea,Laboratory of Advanced Electronic Systems (LSEA)
关键词
Bearing fault classification; FPGA; Embedded system; Envelope analysis; Multi-layer perceptron (MLP) classifier;
D O I
暂无
中图分类号
学科分类号
摘要
Bearings are one of the most widely used components of rotary machines. To keep these bearings running in the best condition, several techniques for the early diagnosis of faults are applied to enable continuous monitoring of their condition and avoid unexpected faults that may cause damage to humans and materials. Several works have focused on the development of such technologies, including those that apply artificial intelligence, in the classification and diagnosis of faults. This work reports on a multi-layer perceptron (MLP) to classify the conditions of faulty bearings, using the envelope analysis method to extract the faulty features of the bearings. The proposed architecture is implemented on a field programmable gate array (FPGA) board, where the Digilent Zybo Z7-20 platform with a Zynq-7000 FPGA circuit from Xilinx was selected as the target. The Case Western Reserve University (CWRU) dataset, which is considered the standard reference for testing bearing fault classifications, is used to evaluate the performances. The results of the implemented embedded system are first compared to those obtained through MATLAB simulations and then to those obtained from the literature. These practical results provide an average accuracy of 95 and 89% for the fault-type identification and fault-severity identification, respectively.
引用
收藏
页码:13955 / 13977
页数:22
相关论文
共 50 条
  • [21] Bearing Fault Classification Based on Convolutional Neural Network in Noise Environment
    Jiang, Qinyu
    Chang, Faliang
    Sheng, Bowen
    IEEE ACCESS, 2019, 7 : 69795 - 69807
  • [22] Artificial Neural Network Implementation in FPGA: A Case Study
    Li, Shuai
    Choi, Ken
    Lee, Yunsik
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
  • [23] FPGA Implementation of Neuron Block for Artificial Neural Network
    Li, ZhaoFang
    Huang, Yu-Jung
    Lin, Wei-Cheng
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [24] Flexible Modularized Artificial Neural Network Implementation on FPGA
    Cosmas, Kiruki
    Asami, Kenichi
    2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5
  • [25] An adjustable size FPGA implementation for an artificial neural network
    Wolf, DF
    Romero, RF
    Marques, E
    IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 416 - 421
  • [26] FPGA implementation of a General Regression Neural Network: An embedded pattern classification system
    Polat, Oevuenc
    Yildirim, Tuelay
    DIGITAL SIGNAL PROCESSING, 2010, 20 (03) : 881 - 886
  • [27] Artificial neural network design for fault identification in a rotor-bearing system
    Vyas, NS
    Satishkumar, D
    MECHANISM AND MACHINE THEORY, 2001, 36 (02) : 157 - 175
  • [28] Bearing faults classification based on wavelet transform and artificial neural network
    Laala, Widad
    Guedidi, Asma
    Guettaf, Abderrazak
    INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2023, 14 (01) : 37 - 44
  • [29] Bearing faults classification based on wavelet transform and artificial neural network
    Widad Laala
    Asma Guedidi
    Abderrazak Guettaf
    International Journal of System Assurance Engineering and Management, 2023, 14 : 37 - 44
  • [30] Classification of Fault Analysis of HVDC Systems using Artificial Neural Network
    Sagjeevikumar, P.
    Paily, Benish
    Basu, Malabika
    Conlon, Michael
    2014 49TH INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2014,