An integrated high-level hardware/software partitioning methodology

被引：0
|
作者：
M. B. Abdelhalim
S. E.-D. Habib
机构：
[1] Arab Academy of Science and Technology and Maritime Transport,College of Computing and Information Technology
[2] Cairo University,Electronics and Communications Department, Faculty of Engineering
来源：
Design Automation for Embedded Systems | 2011年 / 15卷
关键词：
Hardware/software partitioning; Particle swarm optimization; Control-data flow graphs; FPGAs; Hardware/software co-design; High-level design;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Embedded systems are widely used in many sophisticated applications. To speed the time-to-market cycle, the hardware and software co-design has become one of the main methodologies in modern embedded systems. The most important challenge in the embedded system design is partitioning; i.e. deciding which modules of the system should be implemented in hardware and which ones in software. Finding an optimal partition is hard because of the large number and different characteristics of the modules that have to be considered.
引用
收藏
页码：19 / 50
页数：31
相关论文
共 50 条
  • [31] Hardware/software partitioning of software binaries
    Stitt, G
    Vahid, F
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 170
  • [32] High-level synthesis of nonprogrammable hardware accelerators
    Schreiber, Robert
    Aditya, Shail
    Rau, B. Ramakrishna
    Kathail, Vinod
    Mahlke, Scott
    Abraham, Santosh
    Snider, Greg
    HP Laboratories Technical Report, 2000, (31):
  • [33] A high-level abstraction for graphics hardware programming
    Tuler, D
    Celes, W
    SIBGRAPI 2002: XV BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2002, : 306 - 312
  • [34] COMPUTER WITH HARDWARE IMPLEMENTATION OF HIGH-LEVEL LANGUAGES
    GLUSHKOV, VM
    MIKHNOVSKII, SD
    RABINOVICH, ZL
    CYBERNETICS, 1981, 17 (04): : 506 - 514
  • [35] Optimising and adapting high-level hardware designs
    Coutinho, JGF
    Luk, W
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 150 - 157
  • [36] High-Level Approaches to Hardware Security: A Tutorial
    Pearce, Hammond
    Karri, Ramesh
    Tan, Benjamin
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (03)
  • [37] High-Level Synthesis versus Hardware Construction
    Kamkin, Alexander
    Chupilko, Mikhail
    Lebedev, Mikhail
    Smolov, Sergey
    Gaydadjiev, Georgi
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [38] A HIGH-LEVEL LANGUAGE FOR DESIGN AND MODELING OF HARDWARE
    NAVABI, Z
    JOURNAL OF SYSTEMS AND SOFTWARE, 1992, 18 (01) : 5 - 18
  • [39] High-level synthesis of nonprogrammable hardware accelerators
    Schreiber, R
    Aditya, S
    Rau, BR
    Kathail, V
    Mahlke, S
    Abraham, S
    Snider, G
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 113 - 124
  • [40] Integrated hardware-software co-synthesis and high-level synthesis for design of embedded systems under power and latency constraints
    Doboli, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 612 - 619
12345