CTL* model checking on a shared-memory architecture

被引:0
|
作者
Cornelia P. Inggs
Howard Barringer
机构
[1] University of Manchester,School of Computer Science
来源
关键词
Model checking; Parallel processing; Shared memory; Multiprocessors; Automata;
D O I
暂无
中图分类号
学科分类号
摘要
In this article we present the parallelisation of an explicit-state CTL* model checking algorithm for a virtual shared-memory high-performance parallel machine architecture. The algorithm uses a combination of private and shared data structures for implicit and dynamic load balancing with minimal synchronisation overhead. The performance of the algorithm and the impact that different design decisions have on the performance are analysed using both mathematical cost models and experimental results. The analysis shows not only the practicality and effective speedup of the algorithm, but also the main pitfalls of parallelising model checking for shared-memory architectures.
引用
收藏
页码:135 / 155
页数:20
相关论文
共 50 条
  • [41] SHARED-MEMORY AND MESSAGE QUEUES
    LAM, RB
    DR DOBBS JOURNAL, 1995, 20 (05): : 28 - &
  • [42] AND OR PARALLELISM ON SHARED-MEMORY MULTIPROCESSORS
    GUPTA, G
    JAYARAMAN, B
    JOURNAL OF LOGIC PROGRAMMING, 1993, 17 (01): : 59 - 89
  • [43] UNAMBIGUOUS SHARED-MEMORY SYSTEMS
    Morin, Remi
    INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2010, 21 (04) : 665 - 685
  • [44] ATOMIC SNAPSHOTS OF SHARED-MEMORY
    AFEK, Y
    ATTIYA, H
    DOLEV, D
    GAFNI, E
    MERRITT, M
    SHAVIT, N
    JOURNAL OF THE ACM, 1993, 40 (04) : 873 - 890
  • [45] Can a Shared-Memory Model Serve as a Bridging Model for Parallel Computation?
    P. B. Gibbons
    Y. Matias
    V. Ramachandran
    Theory of Computing Systems, 1999, 32 : 327 - 359
  • [46] Can a shared-memory model serve as a bridging model for parallel computation?
    Gibbons, PB
    Matias, Y
    Ramachandran, V
    THEORY OF COMPUTING SYSTEMS, 1999, 32 (03) : 327 - 359
  • [47] Can a shared-memory model serve as a bridging model for parallel computation?
    Information Sciences Research Center, Bell Laboratories, 600 Mountain Avenue, Murray Hill, NJ 07974, United States
    不详
    不详
    Theory Comput. Syst., 3 (327-359):
  • [48] MEMORY ACCESS DEPENDENCIES IN SHARED-MEMORY MULTIPROCESSORS
    DUBOIS, M
    SCHEURICH, C
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (06) : 660 - 673
  • [49] A Markov chain model for an optical shared-memory packet switch
    Bergstrom, PD
    Ingram, MA
    Vernon, AJ
    Hughes, JLA
    Tetali, P
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (10) : 1593 - 1603
  • [50] Analysis of a shared-memory multiprocessor via a novel queuing model
    Reijns, GL
    van Gemund, AJC
    JOURNAL OF SYSTEMS ARCHITECTURE, 1999, 45 (14) : 1189 - 1193