CTL* model checking on a shared-memory architecture

被引:0
|
作者
Cornelia P. Inggs
Howard Barringer
机构
[1] University of Manchester,School of Computer Science
来源
关键词
Model checking; Parallel processing; Shared memory; Multiprocessors; Automata;
D O I
暂无
中图分类号
学科分类号
摘要
In this article we present the parallelisation of an explicit-state CTL* model checking algorithm for a virtual shared-memory high-performance parallel machine architecture. The algorithm uses a combination of private and shared data structures for implicit and dynamic load balancing with minimal synchronisation overhead. The performance of the algorithm and the impact that different design decisions have on the performance are analysed using both mathematical cost models and experimental results. The analysis shows not only the practicality and effective speedup of the algorithm, but also the main pitfalls of parallelising model checking for shared-memory architectures.
引用
收藏
页码:135 / 155
页数:20
相关论文
共 50 条
  • [1] CTL* Model Checking on a Shared-Memory Architecture
    Inggs, Cornelia P.
    Barringer, Howard
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 128 (03) : 107 - 123
  • [2] CTL model checking on a shared-memory architecture
    Inggs, Cornelia P.
    Barringer, Howard
    FORMAL METHODS IN SYSTEM DESIGN, 2006, 29 (02) : 135 - 155
  • [3] Model checking parameterized asynchronous shared-memory systems
    Durand-Gasselin, Antoine
    Esparza, Javier
    Ganty, Pierre
    Majumdar, Rupak
    FORMAL METHODS IN SYSTEM DESIGN, 2017, 50 (2-3) : 140 - 167
  • [4] Model Checking Parameterized Asynchronous Shared-Memory Systems
    Durand-Gasselin, Antoine
    Esparza, Javier
    Ganty, Pierre
    Majumdar, Rupak
    COMPUTER AIDED VERIFICATION, PT I, 2015, 9206 : 67 - 84
  • [5] Model checking parameterized asynchronous shared-memory systems
    Antoine Durand-Gasselin
    Javier Esparza
    Pierre Ganty
    Rupak Majumdar
    Formal Methods in System Design, 2017, 50 : 140 - 167
  • [6] Verifying sequential consistency on shared-memory multiprocessors by model checking
    Qadeer, S
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (08) : 730 - 741
  • [7] A SCALABLE DISTRIBUTED SHARED-MEMORY ARCHITECTURE
    KRISHNAMOORTHY, S
    CHOUDHARY, A
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 22 (03) : 547 - 554
  • [8] PERFORMANCE OF HYPERCUBE ARCHITECTURE WITH SHARED-MEMORY
    TIRUVEEDHULA, V
    BEDI, JS
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1994, 25 (04) : 695 - 705
  • [9] A pipelined shared-memory architecture for FFT processors
    Jia, LH
    Gao, YH
    Tenhunen, H
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 804 - 807
  • [10] Model checking and performance evaluation with CADP illustrated on shared-memory mutual exclusion protocols
    Mateescu, Radu
    Serwe, Wendelin
    SCIENCE OF COMPUTER PROGRAMMING, 2013, 78 (07) : 843 - 861