Effects of source/drain elevation and side spacer dielectric on drivability performance of non-abrupt ultra shallow junction gate underlap GAA MOSFETs

被引:0
|
作者
Kunal Singh
Sanjay Kumar
Ekta Goel
Balraj Singh
Prince Kumar Singh
Kamalaksha Baral
Hemant Kumar
Satyabrata Jit
机构
[1] Indian Institute of Technology (BHU),Department of Electronics Engineering
来源
Indian Journal of Physics | 2018年 / 92卷
关键词
Elevated source/drain (E-S/D); Gate all around (GAA); Ultra shallow junction (USJ); On/Off current ratio; Gate underlap; 85.30.-z; 85.30.Kk; 85.30.Tv;
D O I
暂无
中图分类号
学科分类号
摘要
Present work focuses on quantitative effects of source/drain elevation height (hSD\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{h}}_{\text{SD}}$$\end{document}) and side spacer dielectric material (Air, SiO2, Si3N4 and HfO2) on the current drive of non-abrupt ultra shallow junction (USJ) gate all around (GAA) MOSFETs. It has been observed that the desirable unanimous reverse trend (increase in Ion\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{I}}_{\text{on}}$$\end{document} and decrease in Ioff\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{I}}_{\text{off}}$$\end{document} with increase in source/drain elevation height (hSD\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{h}}_{\text{SD}}$$\end{document}) and/or side spacer dielectric constant, εsp\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upvarepsilon_{\text{sp}}$$\end{document}). Utmost percentage improvement in Ion/Ioff\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{I}}_{\text{on}} /{\text{I}}_{\text{off}}$$\end{document} ratio at hSD=30.5nm\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\text{h}}_{\text{SD}} = 30.5\,{\text{nm}}$$\end{document} and σL=7nm\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\sigma_{\text{L}} = 7\;{\text{nm}}$$\end{document} is found to be ~3000% for HfO2 while least as ~449% for Air with respect to their corresponding values at zero elevation. Thus, the increase in source/drain elevation with proper selection of side spacer is found to be a suitable approach. This will enhance the drivability as well as lower parasitic resistance in comparison to non elevated GAA MOSFETs at sub 20 nm technology node.
引用
收藏
页码:171 / 176
页数:5
相关论文
共 6 条
  • [1] Effects of source/drain elevation and side spacer dielectric on drivability performance of non-abrupt ultra shallow junction gate underlap GAA MOSFETs
    Singh, K.
    Kumar, S.
    Goel, E.
    Singh, B.
    Singh, P. K.
    Baral, K.
    Kumar, H.
    Jit, S.
    INDIAN JOURNAL OF PHYSICS, 2018, 92 (02) : 171 - 176
  • [2] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 520 - 526
  • [3] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 520 - 526
  • [4] A Physical Model for Fringe Capacitance in Double-Gate MOSFETs With Non-Abrupt Source/Drain Junctions and Gate Underlap
    Agrawal, Shishir
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1069 - 1075
  • [5] Analog/RF Performance of sub-100 nm SOI MOSFETs with Non-Classical Gate-Source/Drain Underlap Channel Design
    Kranti, A.
    Rashmi
    Burignat, S.
    Raskin, J-P.
    Armstrong, G. A.
    2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, : 45 - +
  • [6] Analytical Modelling and Analysis of Spacer Induced Shallow Source/Drain Extension Junction-Less Double Gate (SDE-JLDG) MOSFET Incorporating Fringing Field Effects
    Abhinav
    Rai, Sanjeev
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (02) : 168 - 177