SpExSim: assessing kernel suitability for C-based high-level hardware synthesis

被引：0
|
作者：
Julian Oppermann
Lukas Sommer
Andreas Koch
机构：
[1] Technische Universität Darmstadt,Embedded Systems and Applications Group
来源：
The Journal of Supercomputing | 2019年 / 75卷
关键词：
Reconfigurable computing; FPGA; Hardware acceleration; High-level synthesis; Estimation; Legacy code;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
We present SpExSim, a software tool for quickly surveying legacy code bases for kernels that could be accelerated by FPGA-based compute units. We specifically aim for low development effort by considering the use of C-based high-level hardware synthesis, instead of complex manual hardware designs. SpExSim not only exploits the spatially distributed model of computation commonly used on FPGAs, but can also model the effect of two different microarchitectures commonly used in C-to-hardware compilers, including pipelined architectures with modulo scheduling. The estimations have been validated against actual hardware generated by two current HLS tools.
引用
收藏
页码：4062 / 4077
页数：15
相关论文
共 50 条
  • [21] Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis
    Sharifian, Saeed M. M.
    Rashtchi, Vahid
    Azarpeyvand, Ali
    2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 165 - 169
  • [22] A Survey of High-Level Synthesis-Based Hardware (IP) Watermarking Approaches
    Sengupta, Anirban
    Anshul, Aditya
    IEEE DESIGN & TEST, 2024, 41 (06) : 70 - 83
  • [23] Hardware Reusability Optimization for High-Level Synthesis of Component-Based Processors
    Liu, Xiahua
    Cao, Defu
    Chen, Qinshu
    2022 11TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2022), 2022, : 64 - 70
  • [24] Range and Bitmask Analysis for Hardware Optimization in High-Level Synthesis
    Gort, Marcel
    Anderson, Jason H.
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 773 - 779
  • [25] Hardware Implementation of the SUMIS Detector using High-Level Synthesis
    Haselmayr, Werner
    Moestl, Georg
    Seeber, Stefan
    Springer, Andreas
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2972 - 2975
  • [26] Securing Hardware Accelerators: A New Challenge for High-Level Synthesis
    Pilato, Christian
    Garg, Siddharth
    Wu, Kaijie
    Karri, Ramesh
    Regazzoni, Francesco
    IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (03) : 77 - 80
  • [27] AN ATTRIBUTE GRAMMAR APPROACH TO HIGH-LEVEL AUTOMATED HARDWARE SYNTHESIS
    ECONOMAKOS, G
    PAPAKONSTANTINOU, G
    TSANAKAS, P
    INFORMATION AND SOFTWARE TECHNOLOGY, 1995, 37 (09) : 493 - 502
  • [28] A Hardware Acceleration Based on High-Level Synthesis Approach for Glucose-Insulin Analysis
    Daud, Nur Atikah Mohd
    Mahmud, Farhanahani
    Jabbar, Muhamad Hairol
    INTERNATIONAL CONFERENCE ON ENGINEERING, SCIENCE AND NANOTECHNOLOGY 2016 (ICESNANO 2016), 2017, 1788
  • [29] Optimized FPGA Implementations of Demanding PLC Programs Based on Hardware High-Level Synthesis
    Economakos, Christoforos
    Economakos, George
    2008 IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, PROCEEDINGS, 2008, : 1002 - +
  • [30] Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis
    Henkel, Joerg
    Ernst, Rolf
    Holtmann, Ullrich
    Benner, Thomas
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 96 - 100
12345