Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 50 条
  • [41] On low power design of feedforward continuous-time sigma delta modulators with excess loop delay
    Yuan, Xiaolong
    Tan, Nianxiong
    Signell, Svante
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1882 - +
  • [42] A continuous-time ΣΔ modulator with reduced sensitivity to clock jitter through SCR feedback
    Ortmanns, M
    Gerfers, F
    Manoli, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (05) : 875 - 884
  • [43] A Continuous-Time Sigma-Delta Modulator With Continuous-Time Delay-Based Integrator
    Xiong, Jiu
    Liu, Jin
    Lee, Hoi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 914 - 918
  • [44] A new method for elimination of the clock jitter effects in continuous time Delta-Sigma modulators
    Shamsi, H
    Shoaei, O
    Doost, R
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (10): : 2570 - 2578
  • [45] Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback
    Jain, Ankesh
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 434 - 443
  • [46] A sixth-order subsampling continuous-time bandpass delta-sigma modulator
    Chen, Y
    Tiew, KT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5589 - 5592
  • [47] A Continuous-Time Delta-Sigma Modulator with Self-ELD Compensated Quantizer
    Han, Changsok
    Kim, Taewook
    Maghari, Nima
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [48] A CMOS Temperature Sensor Based on a Chopped Continuous-Time Delta-Sigma Modulator
    Li, Po-Yu
    Lee, Wei-En
    Lin, Ching-Tzung
    Wu, Li-Te
    Lin, Tsung-Hsien
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [49] Optimization of Modulator and Circuits for Low Power Continuous-Time Delta-Sigma ADC
    Marker-Villumsen, Niels
    Bruun, Erik
    2014 NORCHIP, 2014,
  • [50] Nauta OTA in a Second-Order Continuous-Time Delta-Sigma Modulator
    Irfansyah, Astria Nur
    Long Pham
    Nicholson, Andrew
    Lehmann, Torsten
    Jenkins, Julian
    Hamilton, Tara Julia
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 849 - 852