Silicon-based microelectrodes for neurophysiology, micromachined from silicon-on-insulator wafers

被引:0
|
作者
G. Ensell
D. J. Banks
P. R. Richards
W. Balachandran
D. J. Ewins
机构
[1] University of Southampton,Department of Electronics and Computer Science
[2] University of Surrey,Biomedical Engineering Group, School of Mechanical and Materials Engineering
[3] Brunel University,Department of Manufacturing & Engineering Systems
关键词
Microelectrodes; Neurophysiology; Silicon-micromachining; Neurotechnology;
D O I
暂无
中图分类号
学科分类号
摘要
A process is described for the fabrication of silicon-based microelectrodes for neurophysiology using bonded and etched-back silicon-on-insulator (BESOI) wafers. The probe shapes are defined without high levels of boron doping in the silicon; this is considered as a step towards producing probes with active electronics integrated directly beneath the electrodes. Gold electrodes, of 4μm by 4μm to 50μm by 50μm are fabricated on shanks (cantilever beams) 6μm thick and which taper to an area approximately 100μm wide and 200μm long, which are inserted into the tissue under investigation. The passive probes fabricated have been successfully employed to make acute recordings from locust peripheral nerve.
引用
收藏
页码:175 / 179
页数:4
相关论文
共 50 条
  • [11] Gettering in silicon-on-insulator wafers with polysilicon layer
    Savin, H.
    Yli-Koski, M.
    Haarahiltunen, A.
    Virkkala, V.
    Talvitie, H.
    Asghar, M. I.
    Sinkkonen, J.
    Hintsala, J.
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2009, 159-60 : 259 - 263
  • [12] Fabricating and inspecting ultrathin silicon-on-insulator wafers
    Maleville, C
    Cheung, L
    Mueller, D
    MICRO, 2003, 21 (08): : 57 - +
  • [13] PLASMA THINNING OF SILICON-ON-INSULATOR BONDED WAFERS
    GARDOPEE, GJ
    MUMOLA, PB
    CLAPIS, PJ
    ZAROWIN, CB
    BOLLINGER, LD
    LEDGER, AM
    MICROELECTRONIC ENGINEERING, 1993, 22 (1-4) : 347 - 350
  • [14] Color variations of silicon-on-insulator wafers with silicon device layer thickness
    Seely, John f.
    OPTICS EXPRESS, 2025, 33 (02): : 3205 - 3213
  • [15] Fabrication of porous silicon-based silicon-on-insulator photonic crystal by electrochemical etching method
    Zhong, Furu
    Lv, Xiao-yi
    Jia, Zhen-hong
    Mo, Jiaqing
    OPTICAL ENGINEERING, 2012, 51 (04)
  • [16] Effects of stress on formation of silicides on silicon-on-insulator wafers
    Liu, CH
    Liew, SC
    Cheng, SL
    Chen, LJ
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 477 - 482
  • [17] As and Sb diffusion profiles in thin silicon-on-insulator wafers
    Shibata, Yoshitake
    Ichino, Tomohiro
    Ichimura, Masaya
    Arai, Eisuke
    1600, Japan Society of Applied Physics (42):
  • [18] SILICON-ON-INSULATOR FILMS OBTAINED BY ETCHBACK OF BONDED WAFERS
    HARENDT, C
    APPEL, W
    GRAF, HG
    HOFFLINGER, B
    PENTEKER, E
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (11) : 3547 - 3548
  • [19] Electrochemical Anodization of Silicon-on-Insulator Wafers Using an AC
    Breese, M. B. H.
    Azimi, S.
    Ow, Y. S.
    Mangaiyarkarasi, D.
    Chan, T. K.
    Jiao, S.
    Dang, Z. Y.
    Blackwood, D. J.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (08) : H271 - H273
  • [20] As and Sb diffusion profiles in thin silicon-on-insulator wafers
    Shibata, Y
    Ichino, T
    Ichimura, M
    Arai, E
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (7A): : 4282 - 4283