Silicon-based microelectrodes for neurophysiology, micromachined from silicon-on-insulator wafers

被引:0
|
作者
G. Ensell
D. J. Banks
P. R. Richards
W. Balachandran
D. J. Ewins
机构
[1] University of Southampton,Department of Electronics and Computer Science
[2] University of Surrey,Biomedical Engineering Group, School of Mechanical and Materials Engineering
[3] Brunel University,Department of Manufacturing & Engineering Systems
关键词
Microelectrodes; Neurophysiology; Silicon-micromachining; Neurotechnology;
D O I
暂无
中图分类号
学科分类号
摘要
A process is described for the fabrication of silicon-based microelectrodes for neurophysiology using bonded and etched-back silicon-on-insulator (BESOI) wafers. The probe shapes are defined without high levels of boron doping in the silicon; this is considered as a step towards producing probes with active electronics integrated directly beneath the electrodes. Gold electrodes, of 4μm by 4μm to 50μm by 50μm are fabricated on shanks (cantilever beams) 6μm thick and which taper to an area approximately 100μm wide and 200μm long, which are inserted into the tissue under investigation. The passive probes fabricated have been successfully employed to make acute recordings from locust peripheral nerve.
引用
收藏
页码:175 / 179
页数:4
相关论文
共 50 条
  • [1] Silicon-based microelectrodes for neurophysiology, micromachined from silicon-on-insulator wafers
    Ensell, G
    Banks, DJ
    Richards, PR
    Balachandran, W
    Ewins, DJ
    MEDICAL & BIOLOGICAL ENGINEERING & COMPUTING, 2000, 38 (02) : 175 - 179
  • [2] BONDING OF SILICON-WAFERS FOR SILICON-ON-INSULATOR
    MASZARA, WP
    GOETZ, G
    CAVIGLIA, A
    MCKITTERICK, JB
    JOURNAL OF APPLIED PHYSICS, 1988, 64 (10) : 4943 - 4950
  • [3] Fabrication and characterization of silicon-on-insulator wafers
    Kim, Taeyeong
    Lee, Jungchul
    MICRO AND NANO SYSTEMS LETTERS, 2023, 11 (01)
  • [4] Fabrication and characterization of silicon-on-insulator wafers
    Taeyeong Kim
    Jungchul Lee
    Micro and Nano Systems Letters, 11
  • [5] NONDESTRUCTIVE ANALYSIS OF SILICON-ON-INSULATOR WAFERS
    BUNKER, SN
    SIOSHANSI, P
    SANFACON, MM
    TOBIN, SP
    APPLIED PHYSICS LETTERS, 1987, 50 (26) : 1900 - 1902
  • [6] ELLIPSOMETRIC SPECTRA OF SILICON-ON-INSULATOR WAFERS
    LIANG, ZN
    MO, D
    APPLIED PHYSICS LETTERS, 1988, 52 (13) : 1050 - 1052
  • [7] Gettering of iron in silicon-on-insulator wafers
    Beaman, KL
    Agarwal, A
    Kononchuk, O
    Koveshnikov, S
    Bondarenko, I
    Rozgonyi, GA
    APPLIED PHYSICS LETTERS, 1997, 71 (08) : 1107 - 1109
  • [8] LIFETIME MEASUREMENTS ON SILICON-ON-INSULATOR WAFERS
    FREEOUF, JL
    BRASLAU, N
    WITTMER, M
    APPLIED PHYSICS LETTERS, 1993, 63 (02) : 189 - 190
  • [9] Silicon-on-insulator wafers with buried cavities
    Suni, T
    Henttinen, K
    Dekker, J
    Luoto, H
    Kulawski, M
    Mäkinen, J
    Mutikainen, R
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (04) : G299 - G303
  • [10] Fabrication of ordered arrays of silicon nanopillars in silicon-on-insulator wafers
    Wellner, A
    Preece, PR
    Fowler, JC
    Palmer, RE
    MICROELECTRONIC ENGINEERING, 2001, 57-8 : 919 - 924