Efficient Error-Tolerability Testing on Image Processing Circuits Based on Equivalent Error Rate Transformation

被引:0
|
作者
Tong-Yu Hsieh
Yi-Han Peng
Kuan-Hsien Li
机构
[1] National Sun Yat-sen University,EE Department
来源
关键词
Error-tolerability testing; Error rate; Error significance; Image processing circuits; PSNR;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper we address two key issues related to error-tolerability testing on image processing circuits, namely acceptable threshold determination and acceptability evaluation. A JPEG 2000 decoder is employed as a case study. We first carefully investigate the acceptability threshold values of images in terms of error rate and error significance. The investigation results show that appropriate threshold values should be determined depending on a number of factors, including size (resolution), brightness, contrast and frequency of test images as well as human subjectiveness. Based on the determined threshold values we propose an equivalent error rate transformation technique to help test engineers easily and quickly examine the acceptability of a circuit under test. We also carry out hardware implementation of the proposed technique. The implementation results show that the hardware area overhead with respect to a commercial JPEG decoder design is only 2.24 %. To validate the proposed technique, 13,860 erroneous color images produced by faulty JPEG 2000 decoders as well as 450 erroneous benchmark images are employed. The experimental results show that the proposed technique is as effective as the exhaustive test method. Moreover, our technique requires much less test time and storage space compared with the exhaustive test method. The achievable reduction ratio in test time and storage space is more than 99 %.
引用
收藏
页码:687 / 699
页数:12
相关论文
共 50 条
  • [11] An Efficient Test Methodology for Image Processing Applications Based on Error-Tolerance
    Hsieh, Tong-Yu
    Peng, Yi-Han
    Ku, Chia-Chi
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 289 - 294
  • [12] Efficient Synthesis of Approximate Threshold Logic Circuits with an Error Rate Guarantee
    Lai, Yung-An
    Lin, Chia-Chun
    Wu, Chia-Cheng
    Chen, Yung-Chih
    Wang, Chun-Yao
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 773 - 778
  • [13] Soft-error rate testing of deep-submicron integrated circuits
    Heijmen, Tino
    Nieuwland, Andre
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
  • [14] Histogram error based algorithm for efficient collimation testing
    Dhanotia, Jitendra
    Bande, Shivangi
    Bhatia, Vimal
    Prakash, Shashi
    JOURNAL OF OPTICS, 2019, 21 (09)
  • [15] Soft error rate estimation of combinational circuits based on vulnerability analysis
    Raji, Mohsen
    Pedram, Hossein
    Ghavami, Behnam
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (06): : 311 - 320
  • [16] Design of Efficient Error Resilience in Signal Processing and Control Systems: From Algorithms to Circuits
    Abraham, Jacob
    Banerjee, Suvadeep
    Chatterjee, Abhijit
    2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 192 - 195
  • [17] A technique for image restoration based on recursive processing and error correction
    Russo, F
    IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 1232 - 1236
  • [18] On error rate in hypothesis testing based on universal compression algorithms
    Gopalan, A. K.
    Bansal, R. K.
    PROCEEDINGS OF 2006 IEEE INFORMATION THEORY WORKSHOP, 2006, : 351 - +
  • [19] Empirical Error Rate Testing of Drugs Based on EB Methods
    Lian Jie
    DATA PROCESSING AND QUANTITATIVE ECONOMY MODELING, 2010, : 107 - 110
  • [20] Low power and area efficient error tolerant adder for image processing application
    Priyadharshni, M.
    Kumaravel, Sundaram
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (05) : 696 - 708