共 50 条
- [1] Efficient Error-Tolerability Testing on Image Processing Circuits Based on Equivalent Error Rate Transformation JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 687 - 699
- [2] Filtering-Based Error-Tolerability Evaluation of Image Processing Circuits 2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 132 - 137
- [3] On Efficient Error-Tolerability Evaluation and Maximization for Image Processing Applications 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
- [4] A No-Reference Error-Tolerability Test Methodology for Image Processing Applications 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 133 - 138
- [6] Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits Microsystem Technologies, 2018, 24 : 59 - 69
- [7] Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 59 - 69
- [8] On No-Reference On-Line Error-Tolerability Testing for Videos 2018 23RD IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2018,
- [9] On Accuracy Enhancement of No-Reference Error-Tolerability Testing for Images in Object Detection Applications Based on RGB Channel Characteristics 8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
- [10] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574