Efficient Error-Tolerability Testing on Image Processing Circuits Based on Equivalent Error Rate Transformation

被引:0
|
作者
Tong-Yu Hsieh
Yi-Han Peng
Kuan-Hsien Li
机构
[1] National Sun Yat-sen University,EE Department
来源
关键词
Error-tolerability testing; Error rate; Error significance; Image processing circuits; PSNR;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper we address two key issues related to error-tolerability testing on image processing circuits, namely acceptable threshold determination and acceptability evaluation. A JPEG 2000 decoder is employed as a case study. We first carefully investigate the acceptability threshold values of images in terms of error rate and error significance. The investigation results show that appropriate threshold values should be determined depending on a number of factors, including size (resolution), brightness, contrast and frequency of test images as well as human subjectiveness. Based on the determined threshold values we propose an equivalent error rate transformation technique to help test engineers easily and quickly examine the acceptability of a circuit under test. We also carry out hardware implementation of the proposed technique. The implementation results show that the hardware area overhead with respect to a commercial JPEG decoder design is only 2.24 %. To validate the proposed technique, 13,860 erroneous color images produced by faulty JPEG 2000 decoders as well as 450 erroneous benchmark images are employed. The experimental results show that the proposed technique is as effective as the exhaustive test method. Moreover, our technique requires much less test time and storage space compared with the exhaustive test method. The achievable reduction ratio in test time and storage space is more than 99 %.
引用
收藏
页码:687 / 699
页数:12
相关论文
共 50 条
  • [1] Efficient Error-Tolerability Testing on Image Processing Circuits Based on Equivalent Error Rate Transformation
    Hsieh, Tong-Yu
    Peng, Yi-Han
    Li, Kuan-Hsien
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 687 - 699
  • [2] Filtering-Based Error-Tolerability Evaluation of Image Processing Circuits
    Hsieh, Tong-Yu
    Peng, Yi-Han
    2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 132 - 137
  • [3] On Efficient Error-Tolerability Evaluation and Maximization for Image Processing Applications
    Hsieh, Tong-Yu
    Li, Kuan-Hsien
    Peng, Yi-Han
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [4] A No-Reference Error-Tolerability Test Methodology for Image Processing Applications
    Hsieh, Tong-Yu
    Chen, Chao-Ru
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 133 - 138
  • [5] Structural Variance-Based Error-Tolerability Test Method for Image Processing Applications
    Hsieh, Tong-Yu
    Peng, Yi-Han
    Cheng, Kuan-Chih
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (02) : 485 - 498
  • [6] Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits
    Tong-Yu Hsieh
    Yi-Han Peng
    Kuan-Chih Cheng
    Tai-Ang Cheng
    Microsystem Technologies, 2018, 24 : 59 - 69
  • [7] Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits
    Hsieh, Tong-Yu
    Peng, Yi-Han
    Cheng, Kuan-Chih
    Cheng, Tai-Ang
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 59 - 69
  • [8] On No-Reference On-Line Error-Tolerability Testing for Videos
    Hsieh, Tong-Yu
    Chan, Shang-En
    Ho, Chi-Hsuan
    2018 23RD IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2018,
  • [9] On Accuracy Enhancement of No-Reference Error-Tolerability Testing for Images in Object Detection Applications Based on RGB Channel Characteristics
    Wu, Jun-Tsung
    Ichihara, Hideyuki
    Inoue, Tomoo
    Hsieh, Tong-Yu
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [10] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits
    Raji, Mohsen
    Saeedi, Fereshte
    Ghavami, Behnam
    Pedram, Hossein
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574