New Cost-Effective Simplified Euclid’s Algorithm for Reed-Solomon Decoders

被引:0
|
作者
Jaehyun Baek
Myung Hoon Sunwoo
机构
[1] Samsung Electronics Co.,Manufacturing Technology Center
[2] Ltd.,School of Electronics and Computer Engineering
[3] Ajou University,undefined
来源
关键词
Low power; Hardware complexity; Key equation; Euclid’s algorithm; Reed-Solomon codes; Forward error correction; Communication systems;
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposes a cost-effective simplified Euclid’s (SE) algorithm for Reed-Solomon decoders, which can replace the existing modified Euclid’s (ME) algorithm. The new proposed SE algorithm, using new initial conditions and polynomials, can significantly reduce the computation complexity compared with the existing ME and reformulated inversionless Berlekamp-Massey (RiBM) algorithms, since it has the least number of coefficients in the new initial conditions. Thus, the proposed SE architecture, consisting of only 3t basic cells, has the smallest area among the existing key solver blocks, where t means the error correction capability. In addition, the SE architecture requires only the latency of 2t clock cycles to solve the key equation without initial latency. The proposed RS decoder has been synthesized using the 0.18 μm Samsung cell library, and the gate count of the RS decoder, excluding FIFO memory, is only 40,136 for the (255, 239, 8) RS code.
引用
收藏
页码:159 / 168
页数:9
相关论文
共 50 条
  • [41] An efficient hardware design for euclidean key equation solver in Reed-Solomon decoders
    Lee, SG
    Sheen, WH
    2005 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), VOLS 1& 2, 2005, : 982 - 985
  • [42] Efficient Majority-Logic Reed-Solomon Decoders for Single Symbol Correction
    Garcia-Herrero, Francisco
    Sanchez-Macian, Alfonso
    San-Isidro, Mateo
    Alberto Aranda, Luis
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (02) : 390 - 394
  • [43] Low hardware complexity key equation solver chip for Reed-Solomon decoders
    Baek, Jaehyun
    Sunwoo, Myung H.
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 51 - 54
  • [44] Hardware Complexities of Algebraic Soft-decision Reed-Solomon Decoders and Comparisons
    Zhang, Xinmiao
    Zhu, Jiangli
    2010 INFORMATION THEORY AND APPLICATIONS WORKSHOP (ITA), 2010, : 558 - 567
  • [45] Decoding of Reed-Solomon codes for additive cost functions
    Koetter, R
    Vardy, A
    ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 313 - 313
  • [46] High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
    Lu, Yung-Kuei
    Shieh, Ming-Der
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (07): : 1824 - 1831
  • [47] Area-efficient Recursive Degree Computationless Modified Euclid's Architecture for Reed-Solomon Decoder
    Guo, Wen
    Gai, Weixin
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [48] A high-speed pipelined degree-computationless modified Euclidean algorithm architecture for Reed-Solomon decoders
    Lee, Seungbeom
    Lee, Hanho
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (03) : 830 - 835
  • [49] A high-speed pipelined degree-computationless modified euclidean algorithm architecture for Reed-Solomon decoders
    Lee, Seungbeoin
    Lee, Hanho
    Shin, Jongyoon
    Ko, Je-Soo
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 901 - +
  • [50] Two-Mode Reed-Solomon Decoder Using A Simplified Step-by-Step Algorithm
    Yu, Chu
    Su, Yu-Shan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (11) : 1093 - 1097