New insights on "capacitorless" floating-body DRAM cells.

被引：19
|
作者：
Fossum, Jerry G. [1 ]
Lu, Zhichao
Trivedi, Vishal P.
机构：
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Freescale Semicond, Austin, TX 78721 USA
来源：
IEEE ELECTRON DEVICE LETTERS | 2007年 / 28卷 / 06期
关键词：
body capacitance; double-gate (DG) MOSFETs; floating-body effects; independent-gate (IG) FinFET; p-n junction; silicon-on-insulator (SOI) MOSFETs;
D O I：
10.1109/LED.2007.896883
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The notion of a "potential well" for charge storage in the floating body of the "capacitorless" DRAM cell is shown to be inadequate and misleading. The basic operation of the floating-body MOSFET cell (FBC) is physically overviewed, with supportive numerical device simulations and analytical modeling. New insights are revealed, including identification of the intrinsic dynamic capacitors that actually store the body charge. Multiple roles of an accumulation layer that is needed in fully depleted FBCs are physically defined for the first time. Optimal FBC designs are implied.
引用
收藏
页码：513 / 516
页数：4
相关论文
共 50 条
  • [41] New Hot-Carrier Injection Mechanism at Source Side in Nanoscale Floating-Body MOSFETs
    Yang, J. -W.
    Harris, H. R.
    Bersuker, G.
    Kang, C. Y.
    Oh, J.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 54 - 56
  • [42] A new 1T DRAM cell with enhanced floating body effect
    Lin, Jyi-Tsong
    Chang, Mike
    MTDT'06: 2006 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING, PROCEEDINGS, 2006, : 23 - +
  • [43] Suppression of the SOI floating-body effects by linked-body device structure
    Chen, W
    Taur, Y
    Sadana, D
    Jenkins, KA
    Sun, J
    Cohen, S
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 92 - 93
  • [44] Floating Body DRAM with Body Raised and Source/Drain Separation
    Giusi, Gino
    ELECTRONICS, 2021, 10 (06) : 1 - 12
  • [45] The impact of the floating-body effect suppression on SOI integrated circuits
    Terauchi, M
    Nishiyama, A
    Mizuno, T
    Yoshimi, M
    Watanabe, S
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 855 - 858
  • [46] Hole Trapping Phenomenon at the Grain Boundary of Thin Poly-Si Floating-Body MOSFET and Its Capacitor-Less DRAM Application
    Baek, Myung-Hyun
    Lee, Sang-Ho
    Kwon, Dae Woong
    Seo, Joo Yun
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 2986 - 2990
  • [47] A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability
    Hamamoto, Takeshi
    Minami, Yoshihiro
    Shino, Tomoaki
    Kusunoki, Naoki
    Nakajima, Hiroomi
    Morikado, Mutsuo
    Yamada, Takashi
    Inoh, Kazumi
    Sakamoto, Atsushi
    Higashi, Tomoki
    Fujita, Katsuyuki
    Hatsuda, Kosuke
    Ohsawa, Takashi
    Nitayama, Akihiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 563 - 571
  • [48] Variation Study and Implications for BJT-Based Thin-Body Capacitorless DRAM
    Cho, Min Hee
    Liu, Tsu-Jae King
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 312 - 314
  • [49] A floating-body charge monitoring technique for partially depleted SOI technology
    Kuang, JB
    Saccamango, MJ
    Ratanaphanyarat, S
    Chuang, CT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2004, 91 (11) : 625 - 637
  • [50] Hysteresis effect in floating-body partially depleted SOICMOS domino circuits
    Puri, R
    Chuang, CT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (10) : 645 - 663
12345