Worst-Case Response Time Analysis of Resource Access Models in Multi-Core Systems

被引:0
|
作者
Schranzhofer, Andreas [1 ]
Pellizzoni, Rodolfo [2 ]
Chen, Jian-Jia [1 ]
Thiele, Lothar [1 ]
Caccamo, Marco [2 ]
机构
[1] ETH, Swiss Fed Inst Technol, Zurich, Switzerland
[2] Univ Illinois, Urbana, IL USA
来源
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE | 2010年
关键词
scheduling; shared resources; TDMA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-processor and multi-core systems are becoming increasingly important in time critical systems. Shared resources, such as shared memory or communication buses are used to share data and read sensors. We consider real-time tasks constituted by superblocks, which can be executed sequentially or by a time triggered static schedule. Three models to access shared resources are explored: (1) the dedicated access model, in which accesses happen only in dedicated phases, (2) the general access model, in which accesses could happen at anytime, and (3) the hybrid access model, combining the dedicated and general access model. For resource access based on a Time Division Multiple Access (TDMA) protocol, we analyze the worst-case completion time for a superblock, derive worst-case response times for tasks and obtain the relation of schedulability between different models. We conclude with proposing the dedicated sequential model as the model of choice for time critical resource sharing multi-processor/multi-core systems.
引用
收藏
页码:332 / 337
页数:6
相关论文
共 50 条
  • [21] Bounding worst-case access times in modern multiprocessor systems
    Stohr, J
    von Bülow, A
    Färber, G
    17TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2005, : 189 - 198
  • [22] DETERMINISTIC COLLISION RESOLUTION IMPROVES WORST-CASE ACCESS TIME
    ALBERTS, T
    COMPUTER DESIGN, 1987, 26 (21): : 29 - 29
  • [23] Fully automatic worst-case execution time analysis for Matlab/Simulink models
    Kirner, R
    Lang, R
    Freiberger, G
    Puschner, P
    EUROMICRO RTS 2002: 14TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2002, : 31 - 40
  • [24] Worst-case traversal time analysis of TSN with multi-level preemption
    Ojewale, Mubarak Adetunji
    Yomsi, Patrick Meumeu
    Nikolic, Borislav
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
  • [25] Worst-case execution-time analysis for embedded real-time systems
    Jakob Engblom
    Andreas Ermedahl
    Mikael Sjödin
    Jan Gustafsson
    Hans Hansson
    International Journal on Software Tools for Technology Transfer, 2003, 4 (4) : 437 - 455
  • [26] Worst-Case Temperature Analysis for Different Resource Availabilities: A Case Study
    Schor, Lars
    Yang, Hoeseok
    Bacivarov, Iuliana
    Thiele, Lothar
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 288 - 297
  • [27] Worst-case response time analysis algorithm of messages with multiple-buffering
    Dou, Qiang
    Zhou, Xing-Ming
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (05): : 632 - 635
  • [28] Worst-Case Response Time Analysis of Multitype DAG Tasks Based on Reconstruction
    Chen Shushan
    Xiao Feng
    Huang Shujuan
    Zhang Wenjuan
    Han Xingxing
    Li Tiansen
    IEEE ACCESS, 2022, 10 : 93140 - 93154
  • [29] Probabilistic worst-case response-time analysis for the controller area network
    Nolte, T
    Hansson, H
    Norström, C
    9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2003, : 200 - 207
  • [30] A simulation methodology for worst-case response time estimation of distributed real-time systems
    Samii, Soheil
    Rafiliu, Sergiu
    Eles, Petru
    Peng, Zebo
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 473 - 478