Wafer-level bonding/stacking technology for 3D integration

被引：159
|
作者：
Ko, Cheng-Ta [1 ]
Chen, Kuan-Neng [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
MICROELECTRONICS RELIABILITY | 2010年 / 50卷 / 04期
关键词：
SILICON;
D O I：
10.1016/j.microrel.2009.09.015
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Enhanced transmission speeds, lower power consumption, better performance, and smaller form factors are reported as advantages in many devices and applications when using 3D integration. One core technique for performing 3D interconnection is stacked bonding. In this paper, wafer-level bonding technologies are reviewed and described in detail, including bonding materials and bonding conditions. The corresponding 3D integration technologies and platforms developed world-wide are also organized and addressed. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码：481 / 488
页数：8
相关论文
共 50 条
  • [41] Development of Novel High Density System Integration Solutions in FOWLP - Complex and Thin Wafer-Level SiP and Wafer-Level 3D Packages
    Cardoso, Andre
    Dias, Leonor
    Fernandes, Elisabete
    Martins, Alberto
    Janeiro, Abel
    Cardoso, Paulo
    Barros, Hugo
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 14 - 21
  • [42] Development of Novel Bevel Profile for Wafer-level Stacking Technology
    Aoki, Tatsuhiko
    Hirasawa, Manabu
    Izunome, Koji
    Ohba, Takayuki
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 123 - 124
  • [43] 300-mm Wafer 3D Integration Technology using Hybrid Wafer Bonding
    Hozawa, Kazuyuki
    Aoki, Mayu
    Hanaoka, Yuko
    Takeda, Kenichi
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 51 - 54
  • [44] Asymmetric Wafer-Level Polyimide and Cu/Sn Hybrid Bonding for 3-D Heterogeneous Integration
    Lu, Cheng-Hsien
    Jhu, Shu-Yan
    Chen, Chiao-Pei
    Tsai, Bin-Ling
    Chen, Kuan-Neng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3073 - 3079
  • [45] High-κ Al2O3 material in low temperature wafer-level bonding for 3D integration application
    Fan, J.
    Tu, L. C.
    Tan, C. S.
    AIP ADVANCES, 2014, 4 (03)
  • [46] Wafer level Cu-Cu direct bonding for 3D integration
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2015, 137 : 158 - 163
  • [47] IMAPS 2009: Fusion bonding for 3D/TSV, wafer-level/multichip packaging for MEMS
    不详
    SOLID STATE TECHNOLOGY, 2010, 53 (01) : 8 - 8
  • [48] Polymer Direct Bonding Characterization in Wafer Level Packaging for 3D Integration
    Ou-Yang, T. Y.
    Hsiao, C. C.
    Lee, O. H.
    Chiang, C. W.
    Fu, H. C.
    Lin, W. H.
    Chang, H. H.
    2021 16TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2021, : 173 - 176
  • [49] Trench Isolation Technology for Cost-effective Wafer-level 3D Integration with One-step TSV
    Kawano, Masaya
    Wang, Xiang-Yu
    Ren, Qin
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1161 - 1166
  • [50] A Wafer-Level 3D Integration Using Bottom-Up Copper Electroplating and Hybrid Metal-Adhesive Bonding
    Song, Chongshen
    Wang, Zheyao
    Tan, Zhimin
    Liu, Litian
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 163 - 164
12345