Balancing Parallel Applications on Multi-core Processors Based on Cache Partitioning

被引:2
|
作者
Suo, Guang [1 ]
Yang, Xue-jun [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp, Parallel & Distribute Proc Lab, Changsha, Hunan, Peoples R China
关键词
Multi-core Processor; Cache Partitioning; Load Balancing; Shared Cache;
D O I
10.1109/ISPA.2009.37
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Load balancing is an important problem for parallel applications. Recently, many super computers are built on multi-core processors which are usually sharing the last level cache. On one hand different accesses from different cores conflict each other, on the other hand different cores have different work loads resulting in load unbalancing. In this paper, we present a novel technique for balancing parallel applications for multi-core processors based on cache partitioning which can allocate different part of shared caches to different cores exclusively. Our intuitive idea is partitioning shared cache to different cores based on their workloads. That is to say, a heavy load core will get more shared caches than a light load core, so the heavy load core runs faster. We give 2 algorithms in this paper, initial cache partitioning algorithm (ICP) and dynamical cache partitioning algorithm (DCP). ICP is used to determine the best partition when application starting while DCP is used to adjust the initial partition based on the changes of load balancing. Our experiment results show that the running time can be reduced by 7% on average when our load balancing mechanism based on cache partitioning is used.
引用
收藏
页码:190 / 195
页数:6
相关论文
共 50 条
  • [21] Latency Sensitivity-Based Cache Partitioning for Heterogeneous Multi-core Architecture
    Wang, Po-Han
    Li, Cheng-Hsuan
    Yang, Chia-Lin
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [22] Parallel Optimization of Frequent Algorithm on Multi-core Processors
    Zhang, Yu
    Zhang, Jianzhong
    Xu, Jingdong
    Wu, Ying
    2012 INTERNATIONAL CONFERENCE ON CONTROL ENGINEERING AND COMMUNICATION TECHNOLOGY (ICCECT 2012), 2012, : 295 - 299
  • [23] V-SET CACHE: AN EFFICIENT ADAPTIVE SHARED CACHE FOR MULTI-CORE PROCESSORS
    El-Moursy, Ali A.
    Sibai, Fadi N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
  • [24] CAMP: a hierarchical cache architecture for multi-core mixed criticality processors
    Nair, Arun S.
    Patil, Geeta
    Agarwal, Archit
    Pai, Aboli V.
    Raveendran, Biju K.
    Punnekkat, Sasikumar
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2024, 39 (03) : 317 - 352
  • [25] V-Set Cache design for LLC of Multi-core Processors
    El-Moursy, Ali A.
    Sibai, Fadi N.
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 995 - 1000
  • [26] Research on Dynamic Cache Distribution Scheduling Algorithm on Multi-core Processors
    Zhou, Benhai
    Qiao, Jianzhong
    Lin, Shu-Kuan
    2009 INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY, VOLS 1 AND 2, 2009, : 1262 - 1265
  • [27] Parallel Multi-core Verilog HDL Simulation based on Domain Partitioning
    Ahmad, Tariq B.
    Ciesielski, Maciej
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 620 - 625
  • [28] Parallel computing of discrete element method on multi-core processors
    Shigeto, Yusuke
    Sakai, Mikio
    PARTICUOLOGY, 2011, 9 (04) : 398 - 405
  • [29] Exploring and Enhancing the Performance of Parallel IDS on Multi-Core Processors
    Jiang, Haiyang
    Yang, Jianhua
    Xie, Gaogang
    TRUSTCOM 2011: 2011 INTERNATIONAL JOINT CONFERENCE OF IEEE TRUSTCOM-11/IEEE ICESS-11/FCST-11, 2011, : 673 - 680
  • [30] Parallel Video Steganographic Method over Multi-core Processors
    Almanasra, Sally
    TEM JOURNAL-TECHNOLOGY EDUCATION MANAGEMENT INFORMATICS, 2020, 9 (02): : 606 - 612