Single-electron majority logic circuits

This paper proposes an architecture for circuit construction for developing single-electron integrated circuits based on majority logic. The majority logic gate circuit proposed consists of a capacitor array for input summation and a single-electron inverter for threshold operation, It accepts an odd number of inputs and produces the corresponding output on the basis of the principle of majority decision. it produces an output of logic "1" if the majority of the inputs is 1, and an output of "0" if the majority is 0, By combining the proposed majority gate circuits, various subsystems fan be constructed with a smaller number of devices than that of Boolean-based construction. An adder and a parity generator are designed as examples. It is shown by computer simulation that the designed subsystems produce the correct logic operations. The operation error induced by thermal agitation is also estimated.