Design of 2.5Gb/s transimpedance amplifier using CMOS technologies

被引：0

作者：

Kim, Seung-Hoon ^{[1
]}

Kam, Chi-Uk ^{[1
]}

Lee, Jong-Hwa ^{[1
]}

机构：

[1] Univ Ulsan, Sch Elect Engn, Ulsan 680749, South Korea

来源：

9TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: TOWARD NETWORK INNOVATION BEYOND EVOLUTION, VOLS 1-3 | 2007年

关键词：

CMOS; regulated cascode (RGC); HSPICE; transimpedance amplifier;

D O I：

10.1109/ICACT.2007.358725

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

Designed RGC TIA circuit was simulated on the basis of 0.25 mu m CMOS process using HSPICE. Supply voltage is 2.5 V. Power consumption of whole circuit is 16mW. Mid-band transimpedance(TIA) gain of TIA is 60.1dB Omega and -3dB bandwidth is satisfied with photodiode capacitance., and the average noise current spectral density of 18.9 pA/sqrt(Hz) . TIA output eye-diagram of 2.5-Gb/s 2(31)-1 PRBS signal. We obtained period of 300ps, wide and clean eye-diagram. Output eye-diagram voltage amplitude of 100 mu A input current signal is equal to 90mVpp. A core size is 210 mu m x 60 mu m.

引用

页码：1825 / +

页数：2

共 50 条

[21] A 2.5Gb/s low-power CMOS optoelectronic transceiver for optical communications
Chan, CT
Hwang, JS
Chen, OTC
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 381 - 384
[22] A 0.8 mu m CMOS 2.5Gb/s oversampled receiver for serial links
Yang, CKK
Horowitz, MA
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 200 - 201
[23] 2 Gbit/s transimpedance amplifier fabricated by 0.35 μm CMOS technologies
Kuo, CW
Hsiao, CC
Yang, SC
Chan, YJ
ELECTRONICS LETTERS, 2001, 37 (19) : 1158 - 1160
[24] 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology
Jin, Jun-De
Hsu, Shawn S. H.
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 520 - +
[25] A 100 Gb/s Transimpedance Amplifier in 65 nm CMOS Technology for Optical Communications
Ahmed, Maruf N.
Chong, Joseph
Ha, Dong Sam
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1885 - 1888
[26] A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology
Jin, Jun-De
Hsu, Shawn S. H.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1449 - 1457
[27] Design of Transimpedance Amplifier using CMOS 180nm Technology
Malhotra, Megha
Gamad, R. S.
Gurjar, R. C.
Soni, Gireesh Gaurav
2022 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, COMPUTING, COMMUNICATION AND SUSTAINABLE TECHNOLOGIES (ICAECT), 2022,
[28] Low Power 2.5-Gb/s CMOS Burst-Mode Transimpedance Amplifier with Fast Response Time using a novel peak detection circuit
Kim, Young-Ho
Kim, Eun-Ok
Kim, Wonjong
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 225 - 228
[29] 2.5 Gbit/s Compact Transimpedance Amplifier Using Active Inductor in 130nm CMOS Technology
Atef, Mohamed
Abd-elrahman, Diaa
2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 103 - 107
[30] A 50-Gb/s Differential Transimpedance Amplifier in 65nm CMOS Technology
Kim, Sang Gyun
Jung, Seung Hwan
Eo, Yun Seong
Kim, Seung Hoon
Ying, Xiao
Choi, Hanbyul
Hong, Chaerin
Lee, Kyungmin
Park, Sung Min
2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 357 - 360

← 1 2 3 4 5 →