DC Link Voltage Balancing in Multilevel Inverter

被引：0
|
作者：
Balamurugan, M. [1 ]
Sahoo, Sarat Kumar [1 ]
Karthikeyan, S. Prabhakar [1 ]
Lall, Krishna Prabhakar [1 ]
Raglend, I. Jacob [2 ]
机构：
[1] VIT Univ, Sch Elect Engn, Vellore, Tamil Nadu, India
[2] Noorul Islam Coll Higher Educ, Kumaracoil, India
来源：
2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015) | 2015年
关键词：
Multilevel Inverter; Harmonics; PWM; DESIGN;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents an effective method to control the DC link voltage balance in diode clamped Multilevel Inverter. To trigger the gate pulse for the switches, Level Shifted PWM technique is used. Two closed PI controllers are used for balancing the DC voltage control and load voltage control and also used for analyzing the performance parameters and their responses are displayed in the table. The simulation is made in Matlab/Simulink and their harmonic distortions are analyzed through the Fast Fourier transforms window and the end results are tabulated. The computer simulation results show the effectiveness of this method.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination
    von Jouanne, A
    Dai, SO
    Zhang, HR
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) : 739 - 745
  • [22] Leg-Balancing Control of the DC-link Voltage for Modular Multilevel Converters
    Du, Sixing
    Liu, Jinjun
    Lin, Jiliang
    JOURNAL OF POWER ELECTRONICS, 2012, 12 (05) : 739 - 747
  • [23] DC Link Capacitor Voltage Balancing Method for Diode-Clamped Multilevel Converters
    Amini, Jalal
    Moallem, Mehrdad
    2019 IEEE 28TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2019, : 793 - 797
  • [24] A generalized multilevel inverter topology with self voltage balancing
    Peng, FZ
    IAS 2000 - CONFERENCE RECORD OF THE 2000 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-5, 2000, : 2024 - 2031
  • [25] A generalized multilevel inverter topology with self voltage balancing
    Peng, FZ
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) : 611 - 618
  • [26] Multilevel inverter with the ability of self-voltage balancing
    Liu, Y
    Luo, FL
    IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (01): : 105 - 115
  • [27] On Novel Structure of Multilevel DC-link Inverter
    Chen Jin-ping
    Ru Feng
    He Yu-yao
    Ma Xiao-lan
    2008 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-11, 2008, : 1516 - 1520
  • [28] A Nine level Multilevel Inverter With DC Link Switches
    Sruthi, C. K.
    Saritha, P.
    PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 272 - 276
  • [29] A Seven-Level Hybrid Inverter with DC-Link and Flying Capacitor Voltage Balancing
    Abhilash, T.
    Kirubakaran, A.
    Somasekhar, V. T.
    2019 IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2019 IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2019,
  • [30] FPGA Implementation of Generalized Modulation for Hybrid Multilevel Inverter with fixed Ratio DC Link Voltage
    Gautam, Shweta
    Kundu, Sombuddha
    Basu, Pinaki
    Gupta, Rajesh
    IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012), 2012,
12345