Wide-range and precise tissue impedance analysis circuit with ultralow current source using gate-induced drain-leakage current

被引:0
|
作者
Kiyoyama, Koji [1 ]
Takezawa, Yoshiki [2 ]
Goto, Tatsuya [2 ]
Ito, Keita [2 ]
Uno, Shoma [2 ]
Shimokawa, Kenji [3 ]
Nishino, Satoru [1 ]
Kino, Hisashi [4 ]
Tanaka, Tetsu [2 ,3 ]
机构
[1] Nagasaki Inst Appl Sci, Grad Sch Engn, Nagasaki 8510193, Japan
[2] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Grad Sch Biomed Engn, Sendai, Miyagi 9808579, Japan
[4] Tohoku Univ, Frontier Res Inst Interdisciplinary Sci, Sendai, Miyagi 9808579, Japan
关键词
biosignal sensing; healthcare; impedance analysis; electrical impedance tomography; current reference circuit; current source; gate-induced drain-leakage (GIDL) current;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a bioelectrical impedance analysis circuit with ultralow-current source using gate-induced drain-leakage (GIDL) current for biomedical applications. The proposed circuit consists of an ultralow-current reference circuit, a minimal voltage measurement block, a precise current source block, and a digital control logic circuit. The reference circuit generates pico-ampere-order currents based on GIDL current of an n-channel MOSFET. Fabricated in a 0.18 mu m 1P6M standard CMOS technology, the impedance analysis circuit occupies 0.27mm(2) and can measure impedance range from 100 Omega to 10M Omega. Experimental results shows that the fabricated current source using GIDL current generates a quite stable ultralow-current of 50pA, 100pA and 200pA, respectively. In addition, the proposed analysis circuit successfully measures the electrodetissue interface impedance and tissue impedance by functional verification using monolayer and inhomogeneous agarose gel test setup phantom.
引用
收藏
页码:304 / 307
页数:4
相关论文
共 50 条
  • [31] Analytical Model for Gate-Induced Drain Leakage Current Degradation in Polycrystalline Silicon Thin-Film Transistors Under DC Drain Voltage Stress
    Song, Yiming
    Zhang, Meng
    Jiang, Zhendong
    Wong, Man
    Kwok, Hoi-Sing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (02) : 705 - 711
  • [32] Investigation of body bias dependence of gate-induced drain leakage current for body-tied fin field effect transistor
    Yoshida, Makoto
    Lee, Chul
    Jung, Kyoung-Ho
    Kim, Chang-Kyu
    Kim, Hui-Jung
    Park, Heungsik
    Lee, Won-Sok
    Kim, Keunnam
    Kahng, Jae-Rok
    Yang, Wouns
    Park, Donggun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (09) : 7065 - 7068
  • [34] Analysis of a novel self-aligned elevated source drain metal-oxide-semiconductor field-effect transistor with reduced gate-induced drain leakage current and high driving capability
    Kim, KW
    Choi, CS
    Choi, WY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (11): : 6208 - 6211
  • [35] Modeling of gate-induced drain leakage current in n-type metal-oxide-semiconductor field effect transistor
    Touhami, A
    Bouhdada, A
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (03) : 1880 - 1884
  • [36] DC pulse hot-carrier-stress effects on gate-induced drain leakage current in n-channel MOSFETs
    Chen, JH
    Wong, SC
    Wang, YH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2746 - 2753
  • [37] Influence of gate voltage on gate-induced drain leakage current in ultra-thin gate oxide and ultra-short channel LDD nMOSFET′s
    Chen Hai-Feng
    Guo Li-Xin
    ACTA PHYSICA SINICA, 2012, 61 (02)
  • [38] Equivalent Trap Energy Level Extraction for SiGe Using Gate-Induced-Drain-Leakage Current Analysis
    Liu Chang
    Yu Wen-Jie
    Zhang Bo
    Xue Zhong-Ying
    Wu Wang-Ran
    Zhao Yi
    Zhao Qing-Tai
    CHINESE PHYSICS LETTERS, 2014, 31 (10)
  • [39] Characterization and analysis of gate-induced-drain-leakage current in 45 nm CMOS technology
    Yuan, Xiaobin
    Park, Jae-Eun
    Wang, Jing
    Zhao, Enhai
    Ahlgren, David
    Hook, Terence
    Yuan, Jun
    Chan, Victor
    Shang, Huiling
    Liang, Chu-Hsin
    Lindsay, Richard
    Park, Sungjoon
    Choo, Hyotae
    2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2007, : 70 - +
  • [40] Modeling of inner-outer gates and temperature dependent gate-induced drain leakage current of junctionless double-gate-all-around FET
    Kumar, Nitish
    Mishra, Aakanksha
    Gupta, Ankur
    Singh, Pushpapraj
    MICROELECTRONICS JOURNAL, 2024, 146