A long data retention SOI-DRAM with the body refresh function

被引：0
|
作者：
Tomishima, S [1 ]
Morishita, F [1 ]
Tsukude, M [1 ]
Yamagata, T [1 ]
Arimoto, K [1 ]
机构：
[1] MITSUBISHI ELECTR CORP,ULSI LAB,ITAMI,HYOGO 664,JAPAN
来源：
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
10.1109/VLSIC.1996.507770
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：198 / 199
页数：2
相关论文
共 50 条
  • [31] Reducing DRAM Refresh Rate Using Retention Time Aware Universal Hashing Redundancy Repair
    Choi, Kyu Hyun
    Jun, Jaeyung
    Kim, Minseong
    Kim, Seon Wook
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (05)
  • [32] Flikker: Saving DRAM Refresh-power through Critical Data Partitionin
    Liu, Song
    Pattabiraman, Karthik
    Moscibroda, Thomas
    Zorn, Benjamin G.
    ACM SIGPLAN NOTICES, 2011, 46 (03) : 213 - 224
  • [33] Refresh Optimised embedded-DRAM Caches based on Zero Data Detection
    Manohar, Sheel Sindhu
    Kapoor, Hemangee K.
    SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, 2019, : 635 - 642
  • [34] CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction (vol 14, 20170053, 2017)
    Jing, W.
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [35] 3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability
    Lim, Jaeil
    Lim, Hyunyul
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1455 - 1466
  • [36] Highly scalable Z-RAM with remarkably long data retention for DRAM application
    Jang, Tae-Su
    Kim, Joong-Sik
    Hwang, Sang-Min
    Oh, Young-Hoon
    Rho, Kwang-Myung
    Chung, Seoung-Ju
    Chung, Su-Ock
    Oh, Jae-Geun
    Bhardwaj, Sunil
    Kwon, Jungtae
    Kim, David
    Nagoga, Mikhail
    Kim, Yong-Taik
    Cha, Seon-Yong
    Moon, Seung-Chan
    Chung, Sung-Woong
    Hong, Sung-Joo
    Park, Sung-Wook
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 234 - +
  • [37] Characterization of Data Retention Faults in DRAM Devices
    Bacchini, Angelo
    Rovatti, Marco
    Furano, Gianluca
    Ottavi, Marco
    PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 9 - 14
  • [38] Reducing DRAM refresh power consumption by runtime profiling of retention time and dual-row activation
    Choi, Haerang
    Hong, Dosun
    Lee, Jaesung
    Yoo, Sungjoo
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 72
  • [39] Work Function Engineering to Improve Data Retention Due to Floating Body in 3-D GAA Stacked Nanosheet Based DRAM
    Khan, Imtiyaz Ahmad
    Manhas, Sanjeev Kumar
    Kumar, Arvind
    Pakala, Mahendra
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (12) : 7412 - 7417
  • [40] Body-contacted SOI MOSFET structure and its application to DRAM
    Koh, YH
    Oh, MR
    Lee, JW
    Yang, JW
    Lee, WC
    Kim, HK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1063 - 1070
12345